```
-- Company:
-- Engineer:
-- Create Date: 02/08/2024 03:04:32 PM
-- Design Name:
-- Module Name: MUX4 1 TB - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use std.env.finish;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity MUX4 1 TB is
```

```
end MUX4 1 TB;
architecture Behavioral of MUX4 1 TB is
signal a ,b,c,d : std logic vector ( dw-1 downto 0);
signal sel: std logic vector(dw-3 downto 0);
signal y: std logic vector (dw-1 downto 0);
begin
test: entity work.MUX4 1(Behavioral)
port map(a => a,b => b,c => c, d => d,sel => sel, y=>y);
tp:process
begin
a <= "1110";b<= "1101"; c<= "1101";d<= "1101";
sel <= "00"; wait for 30ns;</pre>
sel <= "01"; wait for 30ns;</pre>
sel <= "10"; wait for 30ns;</pre>
sel <= "11"; wait for 30ns;</pre>
finish;
end process;
end Behavioral;
```

generic(dw: integer:=4);