

# EENG 5560 HW4

Assigned: February 13, 2024  
Due: February 22, 2024  
Total points: 50

## Contents

<b>1</b>	<b>Question</b>	<b>2</b>
<b>2</b>	<b>Test cases</b>	<b>4</b>
2.1	Case 1 . . . . .	5
2.2	Case 2 . . . . .	6
<b>3</b>	<b>Formatting</b>	<b>6</b>
3.1	Steps: Printing code to pdf . . . . .	6
3.2	Source files zipping . . . . .	8
3.3	Example submission files . . . . .	9
3.4	Other formatting notes . . . . .	10
<b>4</b>	<b>Checklist</b>	<b>11</b>

# 1 Question




Figure 1: Overall design.




Figure 2: Row 2 8x1 mux input sources.




Figure 3: Row 2 left 4x1 mux input sources.




Figure 4: Row 2 right 4x1 mux input sources.

Using the same CU from HW 2 but with a data width parameter set to 4, implement the design shown in Fig. 1 with inputs shown in Fig. 2,3, 4. The overall outputs will be all of the CU outputs from the third row. Row 1 will use 4x1 muxes to have full connectivity from row 0. Row 2 will use 8x1 muxes in the middle to have full connectivity with rows 0 and 1 and the specified connectivities using 4x1 muxes on the left and right edges.

## 2 Test cases

You need to make testbenches for all components used, but you only have to show the calculations and waveforms for the overall design in this assignment. The test cases for the overall design are as follows.

## 2.1 Case 1

### Inputs

CU#	A	B	Oper
CU(0,0)	1001	0010	ASL
CU(0,1)	1000	0011	ASR
CU(0,2)	1011	0010	LSL
CU(0,3)	1010	0011	LSR

### Connectivity

CU#	SourceA	SourceB	Oper
CU(1,0)	CU(0,0)	CU(0,3)	ROL
CU(1,1)	CU(0,1)	CU(0,2)	NAND
CU(1,2)	CU(0,3)	CU(0,2)	NEQ
CU(1,3)	CU(0,1)	CU(0,0)	GTE
CU(2,0)	CU(0,0)	CU(1,2)	LTE
CU(2,1)	CU(0,1)	CU(1,3)	NOR
CU(2,2)	CU(0,2)	CU(1,1)	ROR
CU(2,3)	CU(0,3)	CU(1,3)	XOR

## Inputs

CU#	A	B	Oper
CU(0,0)	1011	0011	LSL
CU(0,1)	0100	0010	ASR
CU(0,2)	1100	0011	LSR
CU(0,3)	1001	0010	ASL

## Connectivity

CU#	SourceA	SourceB	Oper
CU(1,0)	CU(0,2)	CU(0,0)	XNOR
CU(1,1)	CU(0,3)	CU(0,1)	OR
CU(1,2)	CU(0,1)	CU(0,2)	NAND
CU(1,3)	CU(0,0)	CU(0,0)	ROL
CU(2,0)	CU(1,1)	CU(0,0)	ROR
CU(2,1)	CU(1,1)	CU(0,2)	NEQ
CU(2,2)	CU(1,3)	CU(0,1)	MULT
CU(2,3)	CU(1,2)	CU(0,3)	LTE

## 2.2 Case 2

## 3 Formatting

## 3.1 Steps: Printing code to pdf

For each source file (both the design and the simulation VHDL or other HDL language files), print the code to pdf either in Vivado or by opening the code

in any other text editor and printing it from there. It is preferable to combine all of the pdfs of the code into a single pdf, you can do so using this [website](#) or any other websites/software with that capability. The steps to print the code to a pdf from Vivado are as follows:

1. With the VHDL\source file currently open and being viewed in the text editor, click the file tab at the top and near the bottom select the print option (or press Ctrl + P).




Figure 5: Print button.

2. In the popup, in the dropdown next to the “Name: ” text, make sure to select Microsoft Print to PDF. Then click ok.




Figure 6: Printing popup with print to pdf chosen.

3. Name the pdf file something clearly indicating what it is and then browse to where you'd like to save the pdf to.

## 3.2 Source files zipping

In a **separate** zip file, include the following files (and only these files):

- A README text file that includes a list of all the files that should be included and any special instructions needed to run the top level module (in Windows, to create a text file, in the file explorer right click empty space and choose “New - Text Document”). This will help in the case that any files that were supposed to be included ended up missing.
- VHDL file for top level component
- VHDL files for all subcomponents and any of their testbenches
- VHDL file for top level testbench



Do not include other files from the project or the submission (i.e. the report and pdf of the vhdl code), only the VHDL files are needed.

### 3.3 Example submission files




Figure 7: Example showing the file types and good naming conventions of a submission.

In total you will have 3 major parts to your submission:

1. Report(s): pdf(s)
2. Code: pdf(s)
3. Source files: zip folder

As can be seen in the figure, the pdfs for the code and report **NEED TO BE OUTSIDE OF A ZIP FILE**.

### 3.4 Other formatting notes

If you would like to make a report yourself rather than follow the provided template, please make sure to include all of the things listed out in the checklist below as well as a Table of Contents and page numbers on each page. Do not include all of the VHDL code in the report, please keep it separate from the report.

## 4 Checklist

Your submission should include (using helpful/distinguishable file names):

- ☐ Report (either in pdf or .docx file type) including:
  - ☐ Design: Block diagrams, design explanation
  - ☐ Generated RTL Schematic and Block design (top module only)
  - ☐ Simulation waveforms for the test cases, including the overall outputs and relevant intermediate signals (top module only)
  - ☐ Table with Calculated outputs vs Simulation outputs for all test cases (top module only)
- ☐ PDF(s): VHDL (or verilog or systemverilog) code for the top level component, all subcomponents, and the testbenches (can combine all code pdfs into one pdf overall or include individual pdfs)
- ☐ Zip file with all the VHDL source code files needed to run the top level component