```
-- Company:
-- Engineer:
-- Create Date: 03/27/2024 11:33:48 AM
-- Design Name:
-- Module Name: CU With Resistor - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity CU With Resistor is
-- Port ();
```

```
Port (A, B, C, D, e, f, g, h: IN std logic vector(do-1 downto 0);
op: in std logic vector(do downto 0);
MXsell, mxSel2: in std logic vector(1 downto 0);
clk:in std logic;
R en a,R en b,R en op,R en o: in std logic;
o: out std logic vector(do-1 downto 0)
);
end CU With Resistor;
architecture Behavioral of CU With Resistor is
signal mxo1, mxo2, ro1, ro2: std logic vector(do-1 downto 0);
signal ro3: std logic vector(do downto 0);
signal c1: std logic vector( do-1 downto 0);
begin
mx1: entity work.mux4 1(Behavioral)
port map(a=>a,b=>b,c=>c,d=>d,sel=>mxsell,y=>mxol);
mx2: entity work.mux4 1(Behavioral)
port map(a=>e,b=>f,c=>g,d=>h,sel=>mxsel2,y=>mxo2);
res1: entity work.registor(Behavioral)
generic map(dw=> 4)
port map(clk \Rightarrow clk, R en\Rightarrow R en a,a \Rightarrowmxo1, z \Rightarrowro1);
res2: entity work.registor(Behavioral)
generic map(dw=> 4)
port map(clk \Rightarrow clk, R en\Rightarrow R en b, a \Rightarrow mxo2, z \Rightarrow ro2);
res3: entity work.registor(Behavioral)
generic map(dw = > 5)
port map(clk \Rightarrow clk, R en\RightarrowR en op ,a \Rightarrowop, z \Rightarrowro3);
CU: entity work.compunit(Behavioral)
port map(A=> ro1, B => ro2, s => ro3, o => c1);
res4: entity work.registor(Behavioral)
```

generic(do:integer:=4);

```
generic map(dw=> 4)
port map(clk => clk, R_en=>R_en_o ,a =>cl, z =>o );
end Behavioral;
```