```
-- Company:
-- Engineer:
-- Create Date: 03/27/2024 04:50:45 PM
-- Design Name:
-- Module Name: Top Box - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.custom pack.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Top Box is
-- Port ();
```

```
Port (input: in ARR 2D (0 to do -3, 0 to do -1) (do-1 downto 0);
op: in ARR 2D (0 to do-1,0 to do-1) (do downto 0);
clk: in std logic;
MxSel: in ARR 2D (0 \text{ to } (do)-1,0 \text{ to } 2*do-1)(do-3 \text{ downto } 0);
R en a, R en b, R en op, R en o: in array 2D (0 to do-1, 0 to do-1);
output: out ARR 2D (0 to do-1,0 to do-1) (do-1 downto 0));
end Top Box;
architecture Behavioral of Top Box is
signal buss: ARR 2D (0 to do -1, 0 to do -1) (do-1 downto 0);
begin
cu 00: entity work.CU With Resistor (Behavioral)
port map( A => input(0,0), B => buss(3,0), C => "0000", D =>
"0000",
e = > input(1,0) , f = > buss(3,0) , g = > "0000", h = > "0000" ,
MXsel1 \Rightarrow Mxsel(0,0), op \Rightarrow op(0,0), mxSel2 \Rightarrow mxSel(0,1), clk \Rightarrow
clk,
R en a \Rightarrow R en a(0,0),
R 	ext{ en } b \Rightarrow R 	ext{ en } b(0,0), R 	ext{ en } op \Rightarrow R 	ext{ en } op(0,0), R 	ext{ en } o \Rightarrow
R en o(0,0), o => buss(0,0));
cu 01: entity work.CU With Resistor (Behavioral)
port map( A => input(0,1), B => buss(3,1), C => buss(0,0), D =>
"0000", e = \sinh(1,1), f = \beta(3,1), g = \beta(0,0), h = \beta(0,0), h = \beta(0,0)
MXsel1 \Rightarrow Mxsel(0,2), op \Rightarrow op(0,1), mxSel2 \Rightarrow mxSel(0,3), clk \Rightarrow
clk,R en a => R en a(0,1), R en b => R en b(0,1),R en op =>
R en op(0,1),R en o => R en o(0,1), o => buss(0,1);
cu 02: entity work.CU With Resistor (Behavioral)
port map( A => input(0,2), B => buss(3,2), C => buss(0,0), D =>
"0000", e = \sinh(1,2), f = \beta(3,2), g = \beta(0,0), h = \beta(0,0), h = \beta(0,0)
MXsel1 \Rightarrow Mxsel(0,4), op \Rightarrow op(0,2), mxSel2 \Rightarrow mxSel(0,5), clk \Rightarrow
clk,R en a => R en a(0,2), R en b => R en b(0,2),R en op =>
R en op(0,2),R en o => R en o(0,2),
o => buss(0,2));
```

generic(do:integer:=4);

```
cu 03: entity work.CU With Resistor (Behavioral)
port map( A => input(0,3), B => buss(3,3), C => buss(0,0), D =>
"0000", e = \sinh(1,3), f = \beta(3,3), g = \beta(0,0), h = \beta(0,0), h = \beta(0,0)
MXsel1 \Rightarrow Mxsel(0,6), op \Rightarrow op(0,3), mxSel2 \Rightarrow mxSel(0,7), clk \Rightarrow
clk,R en a => R en a(0,3), R en b => R en b(0,3),R en op =>
R en op(0,3),R en o => R en o(0,3),
o => buss(0,3));
cu 10: entity work.CU With Resistor (Behavioral)
port map( A => buss(0,0), B => "0000", C => "0000", D => "0000", e
=>buss(0,0) , f =>"0000" , q => "0000", h => "0000" ,
MXsel1 \Rightarrow Mxsel(1,0), op \Rightarrow op(1,0), mxSel2 \Rightarrow mxSel(1,1), clk \Rightarrow
clk, R en a => R en a(1,0), R en b => R en b(1,0), R en op =>
R en op(1,0),R en o => R en o(1,0),
o => buss(1,0));
cu 11: entity work.CU With Resistor (Behavioral)
port map( A => buss(0,1), B => buss(1,0), C => "0000", D =>
"0000",e \Rightarrowbuss(0,1) , f \Rightarrowbuss(1,0) ,g \Rightarrow "0000",h \Rightarrow "0000" ,
MXsel1 \Rightarrow Mxsel(1,2), op \Rightarrow op(1,1), mxSel2 \Rightarrow mxSel(1,3), clk \Rightarrow
clk,R en a => R en a(1,1), R en b => R en b(1,1),R en op =>
R \ en \ op(1,1), R \ en \ o => R \ en \ o(1,1),
o => buss(1,1));
cu 12: entity work.CU With Resistor (Behavioral)
port map( A => buss(0,2), B => buss(1,0), C => "0000", D =>
"0000", e = buss(0,2) , f = buss(1,0) , q = 0000", h = 0000" ,
MXsel1 \Rightarrow Mxsel(1,4), op \Rightarrow op(1,2), mxSel2 \Rightarrow mxSel(1,5), clk \Rightarrow
clk, R en a => R en a(1,2), R en b => R en b(1,2), R en op =>
R en op(1,2),R en o => R en o(1,2),
o => buss(1,2));
cu 13: entity work.CU With Resistor (Behavioral)
port map( A => buss(0,3), B => buss(1,0), C => "0000", D =>
"0000", e = buss(0,3) , f = buss(1,0) , g = 00000", h = 00000" ,
MXsel1 \Rightarrow Mxsel(1,6), op \Rightarrow op(1,3), mxSel2 \Rightarrow mxSel(1,7), clk \Rightarrow
```

```
clk,R en a => R en a(1,3), R en b => R en b(1,3),R en op =>
R en op(1,3),R en o => R en o(1,3),
o => buss(1,3));
cu 20: entity work.CU With Resistor (Behavioral)
port map( A => buss(1,0), B => buss(0,0), C => "0000", D =>
"0000",
e = buss(1,0) , f = buss(0,0) , g = 0000", h = 0000" ,
MXsel1 \Rightarrow Mxsel(2,0), op \Rightarrow op(2,0), mxSel2 \Rightarrow mxSel(2,1), clk \Rightarrow
clk,R en a => R en a(2,0), R en b => R en b(2,0),R en op =>
R en op(2,0), R en o => R en o(2,0),
o => buss(2,0));
cu 21: entity work.CU With Resistor (Behavioral)
port map( A \Rightarrow buss(1,1), B \Rightarrow buss(0,1), C \Rightarrow buss(2,0), D \Rightarrow buss(2,0)
"0000",
e = buss(1,1) , f = buss(0,1) , g = buss(2,0) , h = 0000" ,
MXsel1 \Rightarrow Mxsel(2,2), op \Rightarrow op(2,1), mxSel2 \Rightarrow mxSel(2,3), clk \Rightarrow
clk,R en a \Rightarrow R en a(2,1), R en b \Rightarrow R en b(2,1),R en op \Rightarrow
R en op(2,1),R en o => R en o(2,1),
o => buss(2,1));
cu 22: entity work.CU With Resistor (Behavioral)
port map( A => buss(1,2), B => buss(0,2), C => buss(2,0), D =>
"0000",
e = buss(1,2) , f = buss(0,2) , g = buss(2,0) , h = 0000" ,
MXsel1 \Rightarrow Mxsel(2,4), op \Rightarrow op(2,2), mxSel2 \Rightarrow mxSel(2,5), clk \Rightarrow
clk,R en a => R en a(2,2), R en b => R en b(2,2),R en op =>
R en op(2,2), R en o => R en o(2,2),
o => buss(2,2));
cu 23: entity work.CU With Resistor (Behavioral)
port map( A => buss(1,3), B => buss(0,3), C => buss(2,0), D =>
"0000",
e = buss(1,3) , f = buss(0,3) , g = buss(2,0) , h = 0000" ,
MXsel1 \Rightarrow Mxsel(2,6), op \Rightarrow op(2,3), mxSel2 \Rightarrow mxSel(2,7), clk \Rightarrow
clk,R en a \Rightarrow R en a(2,3), R en b \Rightarrow R en b(2,3),R en op \Rightarrow
```

```
o => buss(2,3));
cu 30: entity work.CU With Resistor (Behavioral)
port map( A => buss(2,0), B => buss(1,0), C => "0000", D =>
"0000", e = buss(2,0) , f = buss(1,0) , g = 0000", h = 0000" ,
MXsel1 \Rightarrow Mxsel(3,0), op \Rightarrow op(3,0), mxSel2 \Rightarrow mxSel(3,1), clk \Rightarrow
clk,R en a \Rightarrow R en a(3,0), R en b \Rightarrow R en b(3,0),R en op \Rightarrow
R en op(3,0), R en o => R en o(3,0),
o => buss(3,0));
cu 31: entity work.CU With Resistor (Behavioral)
port map( A => buss(2,1), B => buss(1,1), C => buss(3,0), D =>
"0000",
e = buss(2,1) , f = buss(1,1) , g = buss(3,0) , h = 0000" ,
MXsel1 \Rightarrow Mxsel(3,2), op \Rightarrow op(3,1), mxSel2 \Rightarrow mxSel(3,3), clk \Rightarrow
clk,R en a \Rightarrow R en a(3,1), R en b \Rightarrow R en b(3,1),R en op \Rightarrow
R en op(3,1),R en o => R en o(3,1),
o => buss(3,1));
cu 32: entity work.CU With Resistor (Behavioral)
port map( A => buss(2,2), B => buss(1,2), C => buss(3,0), D =>
"0000",
e = buss(2,2) , f = buss(1,2) , g = buss(3,0) , h = 0000" ,
MXsel1 \Rightarrow Mxsel(3,4), op \Rightarrow op(3,2), mxSel2 \Rightarrow mxSel(3,5), clk \Rightarrow
clk,R en a => R en a(3,2), R en b => R en b(3,2),R en op =>
R en op(3,2),R en o => R en o(3,2),
o => buss(3,2));
cu 33: entity work.CU With Resistor (Behavioral)
port map( A => buss(2,3), B => buss(1,3), C => buss(3,0),
D \Rightarrow "0000", e \Rightarrow buss(2,3), f \Rightarrow buss(1,3), g \Rightarrow buss(3,0), h \Rightarrow
"0000",
MXsel1 \Rightarrow Mxsel(3,6), op \Rightarrow op(3,3), mxSel2 \Rightarrow mxSel(3,7), clk \Rightarrow
clk, R en a => R en a(3,3), R en b => R en b(3,3), R en op =>
R en op(3,3), R en o => R en o(3,3),
```

R en op(2,3), R en o => R en o(2,3),

```
o => buss(3,3));
output <= buss;
end Behavioral;</pre>
```