```
-- Company:
-- Engineer:
-- Create Date: 04/29/2023 10:33:34 PM
-- Design Name:
-- Module Name: Registor - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM. VComponents.all;
entity Registor is
generic(dw:integer);
```

```
Port (a: in std logic vector(dw-1 downto 0);
clk: in std logic;
R en: in std logic;
z: out std_logic_vector(dw-1 downto 0));
end Registor;
architecture Behavioral of Registor is
signal storage unit: std logic vector(dw-1 downto 0);
begin
   process(clk, R en,a)
   begin
        if (clk = '1') then
            if R en = '0' then
                  storage unit<= a;</pre>
             else
             z <= storage unit;</pre>
          end if;
          end if;
     end process;
end Behavioral;
```