### EENG 5560 HW 2

Name: \*Hari Krishna \*

## Table of Contents

Block diagram for 3x3 reconfigurable computing architecture	3
Design\Algorithm ex:	
Generated RTL Block Diagram\Schematic	
Results	
Waveforms	
Table	

# Block diagram for 3x3 reconfigurable computing architecture




Figure 3x3 reconfigurable computing

- Overall Component: 3x3 reconfigurable computing architecture
- Overall ports:
  - o Inputs: Q1, Q2,Q3,P1,P2,P3 input to computational unit
    - Op1, Op2, Op3, Op4, Op5, Op6, Op7, Op8, Op9 Selection lines for computational unit.
    - SS1, SS2, SS3, SS4, SS5, SS6, SS7, SS8, SS9, SS10, SS11, SS12 Selection lines multiplexer.
  - o Outputs:
    - O1, O2,O3 Output.
- Sub Component:
  - o Computation unit:
    - $\blacksquare$  Q, P input
    - Op Selection input
    - O Output
  - Multiplexer:
    - M1,M2,M3,M4 Input
    - SS- Selection
    - Mo Output
- Necessary intermediate signals: Line11, Line12, Line13, Line21, Line22, Line23, Mo1, Mo2, Mo3, Mo4, Mo5, Mo6, Mo7, Mo8, Mo9, Mo10, Mo11, Mo12.

#### **Design**\Algorithm ex:




Figure 2- 4 TO 1MUX




Figure 3 COMPUTATIONAL UNIT

- Overall Component:
- Overall ports:
  - o Inputs:
    - Q1,V1: 4 bits
    - Q2, V2: 4 bits
    - Q3, V3: 4 bits
    - Op1, Op2, Op3, Op4, Op5, Op6, Op7, Op8, Op9: 3bits -> select line input
    - S1, S2, S3, S4, S5, S6, S7, S8, S9, S10, S11, S12: 2 Bit -> Select line input
  - o Outputs:
    - :Qout1: 3 bit -> output
    - Qout2: 3 bit -> Output
    - Qout3: 3 bit -> output

## **Generated RTL Block Diagram\Schematic**






Figure 1 - generated RTL schematic.



### **Results**

#### Waveforms






Figure 2 - Waveform

#### **Table**

