```
-- Company:
-- Engineer:
-- Create Date: 11.02.2023 14:00:59
-- Design Name:
-- Module Name: Computational Unit - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.numeric std.ALL;
use IEEE.std_logic_unsigned.all;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity Computational Unit is
Port (H,G: IN std logic vector(3 downto 0);
        K: IN std logic vector( 2 downto 0);
        D: OUT std logic vector(3 downto 0)
          I: INOUT std logic vector(15 downto 0)
);
end Computational Unit;
architecture Behavioral of Computational Unit is
signal Line1, Line2: signed(3 downto 0);
signal mult: std logic vector(7 downto 0);
begin
Line1 <= signed(H);
Line2 <= signed(G);
mult <= H*G;
process(H,G,K)
    begin
        case K is
        when "000" =>D <= std logic vector(Line1 - Line2);
        when "001" \Rightarrow IF( Line1 > Line2) THEN D \Leftarrow "1111"; else D
<= "0000"; END IF;
        when "010" => IF( Line1 < Line2) THEN D <= "1111"; else D
<= "0000"; END IF;
        when "011" => D <= std logic vector(Line1 + Line2);
        when "100" \Rightarrow IF ( Line1 = Line2) THEN D \Leftarrow "1111"; else D
<= "0000"; end IF;
        when "101" \Rightarrow D \Leftarrow mult(3 downto 0);
          D \le I(7 \text{ downto } 0);
        when others => D <= (others => 'Z');
        end case;
        end process;
end Behavioral;
```

```
-- Company:
-- Engineer:
-- Create Date: 11.02.2023 13:59:29
-- Design Name:
-- Module Name: Top2By2 - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Top2By2 is
Port (H1, H2, G1, G2: IN std logic vector (3 downto 0);
```

```
K1, K2, K3, K4: IN std logic vector (2 downto 0);
    D3, D4: OUT std logic vector(3 downto 0)
);
end Top2By2;
architecture Behavioral of Top2By2 is
component Computational Unit is
   port(H,G: IN std logic vector(3 downto 0);
   K: IN std logic vector(2 downto 0);
    D: OUT std logic vector(3 downto 0));
end component;
--component Mux is
      port(M1, M2: IN std logic vector(3 downto 0);
      SS: in std logic vector(0 downto 0);
      Mo: out std logic vector(3 downto 0));
      end component;
signal D1, D2: std logic vector (3 downto 0);
begin
   Unit1: Computational Unit port map (H => H1, G => G1, K => K1,
D \Rightarrow D1;
   Unit2: Computational Unit port map ( H => H2, G => G2, K => K2,
D \Rightarrow D2;
   Unit3: Computational_Unit port map (H => D1, G => D2, K => K3,
D \Rightarrow D3;
   Unit4: Computational Unit port map (H => D2, G => D1, K => K4,
D \Rightarrow D4);
```

End Behavioral;

```
-- Company:
-- Engineer:
-- Create Date: 11.02.2023 15:12:02
-- Design Name:
-- Module Name: Top2By2 TB - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use std.env.finish;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity Top2By2 TB is
```

```
end Top2By2 TB;
architecture Behavioral of Top2By2 TB is
signal H1, H2, G1, G2, D3, D4 : std logic vector (3 downto 0);
signal K1, K2, K3, K4: std logic vector(2 downto 0);
begin
Final Unit: entity work. Top2By2 (Behavioral)
port map (H1 \Rightarrow H1, H2 \Rightarrow H2, G1 \Rightarrow G1, G2 \Rightarrow G2, D3 \Rightarrow D3 , D4 \Rightarrow
D4, K1 \Rightarrow K1, K2 \Rightarrow K2, K3 \Rightarrow K3, K4 \Rightarrow K4);
STIM: process
begin
H1 \le "0000"; H2 \le "1001"; G1 \le "0100"; G2 \le "0101"; K1 \le "000";
K2 \le "100"; K3 \le "001"; K4 \le "010"; wait for 100ns;
H1 \le "0000"; H2 \le "0001"; G1 \le "0010"; G2 \le "0011"; K1 \le "010";
K2 \le "000"; K3 \le "001"; K4 \le "010"; wait for 100ns;
H1 \le "0111"; H2 \le "0101"; G1 \le "1001"; G2 \le "0110"; K1 \le "000";
K2 \le "010"; K3 \le "011"; K4 \le "001"; wait for 100ns;
H1 \le "1110"; H2 \le "1100"; G1 \le "0100"; G2 \le "1001"; K1 \le "001";
K2 \le "011"; K3 \le "010"; K4 \le "001"; wait for 100ns;
H1<= "0110"; H2 <= "0101"; G1 <= "1100"; G2 <= "1001"; K1 <= "010";
K2 \le "101"; K3 \le "001"; K4 \le "100"; wait for 100ns;
finish;
end process;
end Behavioral;
```

-- Port ();