

# EGR680 High Level Implementation on FPGA

Laboratory 05

Custom IP Design using PYNQ

Professor: Dr. C. Parikh

Student: Dimitri Häring

October 03, 2018

## Contents

1	Introduction	3				
2	Design	3				
	2.1 SDK Lab specification	3				
	2.2 HDL	3				
	2.3 SDK	4				
	2.4 Let's Make a Deal	5				
	2.5 Game Show State Machine	6				
3	Simulation Conclusion					
4						
5	Appendix	7				
	5.1 C code Part III	7				
	5.2 Errors	9				
	5.2.1 Implementation Error [Place 30-574] Poor placement for routing between an I/O pin					
	and BUFG	9				
	5.2.2 Board file	g				

#### 1 Introduction

The goal of the lab 3 is to familiarize the student with a finite state machine implementation in verilog.

## 2 Design

In this section the design and decisions that where made to achieve the laboratory are discussed.

#### 2.1 SDK Lab specification

In this part, you will create a simple hardcore ARM Cortex-A9 based embedded system on the PYNQ board. The embedded system design is broken up into three parts: Hardware design of the ARM Cortex-A9 hardcore processor, application software design using SDK, and finally hardware implementation of the software running on the hardcore processor. The application you will design in this part is a UART application that prints "HELLO WORLD" to a terminal emulator like Tera Term. Use the figure below as a flow guide for this lab. The diagram for the completed design is shown in Figure 1.




Figure 1: Completed Design.

#### 2.2 HDL

Figure 2 shows the HDL top level based of the ZYNQ 7 Processing system which is connected with an AXI bus S00\_AXI to a intellectual property (IP) block that manages peripherals. From there an AXI bus is used to connect two general purpose input output (GPIO) IP blocks, one for buttons and another one for switches. Furthermore, a Processor System Reset IP block is used that interconnects all resets.




Figure 2: HDL Top Level Design.

#### 2.3 SDK

After the HDL top level is defined the SDK can be launched with File  $\rightarrow$  Launch SDK. The \*.hdf file should be shown or can be opened that shows the base registers for the switches and buttons, as highlighted in Figure 3.

ps7_ocmc_0	0xf800c000	0xf800cfff		REGISTER
ps7_pl310_0	0xf8f02000	0xf8f02fff		REGISTER
ps7_coresight_comp_0	0xf8800000	0xf88fffff		REGISTER
ps7_uart_0	0xe0000000	0xe0000fff		REGISTER
ps7_scugic_0	0xf8f00100	0xf8f001ff		REGISTER
switches	0x41200000	0x4120ffff	S_AXI	REGISTER
ps7_dev_cfg_0	0xf8007000	0xf80070ff		REGISTER
ps7_dma_ns	0xf8004000	0xf8004fff		REGISTER
ps7_gpv_0	0xf8900000	0xf89fffff		REGISTER
ps7_ram_1	0xffff0000	0xfffffdff		MEMORY
ps7_ram_0	0x00000000	0x0002ffff		MEMORY
buttons	0x41210000	0x4121ffff	S_AXI	REGISTER

Figure 3: \*.hdf file that shows the base register for switches and buttons.

After writing the C code given in part two and loading the the bit stream file and the build elf file onto the board the serial console Terra Term shows the status of the buttons and switches, as shown in Figure 4




Figure 4: Terra Term print out of the switches and buttons status.

#### 2.4 Let's Make a Deal

Part III of laboratory 4 is to program a game show named "Let's Make a Deal!". Therefor, the previous HDL code is reused because the push buttons (psb) and universal asynchronous receiver transmitter (UART) is used for the game show while the switches are just not initials in the program code and not used.

The game works as followed a computer, in this case ZYNQ embedded system, uses based on the users input time. The *startTime* stamp is made as the game starts while the *stopTime* stamp is made as the user presses the input button, the *deltaTime* is calculated according Equation 1. A random number is generated out of the *deltaTime* stamp that is determined according to Equation 2. The user input is to chose a door which hides a good deal but to get it the users answer has to match the computers generated door number.

The program consist of two switch case statements one for the program flow as shown in Figure 5. The second state machine contains the input logic to map the binary button input to a integer number. In addition, simple delays where used to de-bounce the buttons.

The four buttons are configured as the following btn0 is Door 1, btn1 is Door 2, btn2 is Door 3, btn3 is Door 4.

The complete code listening can be found under Section 5.1.

**IMPORTANT:** For the game show the programmable logic has to be flashed first with the generated bit stream file than the compiled C code can be flashed with the \*.elf file.

$$deltaTime = startTime - stopTime \tag{1}$$

$$rnd = (deltaTime \% 4) + 1 \tag{2}$$

#### 2.5 Game Show State Machine




Figure 5: Game Show state machine.

## 3 Simulation

#### 4 Conclusion

The lab demonstrates the use of the combined concepts of HDL logic implementation and sequential processor flow. The HDL defines the input peripherals and eventual logic, which is in this case none, around the embedded microprocessor. The state machine and program flow can then be easy initiated in C code and flashed on the microprocessor. This combination allows a broad spectrum of system design instead of predefined peripherals as used in a common micro-controller. A draw back is it adds complexity and a further step of development which might add complexity in maintenance and life cycle control.

## 5 Appendix

The appendix contains code listening and other large information parts that contain partial or complete relevance to the reports topic.

#### 5.1 C code Part III

```
* GPIO game.c
      Implements a game show with four buttons and the uart console named
      Let's Make a Deal!
       Created on: 01.10.2018
            Author: D. Häring
9
10
    */
11
12
13
         ** FSM State machine
14
15
                                000
16
           Display user input
18
19
20
21
22
                                001
23
24
25
           Wait for button
26
           coin val on Pmod A
27
28
29
30
                                002
31
32
           user output
33
           if (rnd == door)
34
           Display output
35
36
37
38
39
40 #include "xparameters.h"
41 #include "xgpio.h"
  #include "xtime l.h"
#include "sleep.h"
44
   int main (void)
45
46
     XGpio dip, push;
47
     {\tt int} \hspace{0.2cm} psb\_check \,, \hspace{0.2cm} state \,, \hspace{0.2cm} door \,, \hspace{0.2cm} rnd \,; \hspace{0.2cm} // \, dip\_check \,,
48
49
     XTime start Time, stop Time, delta Time;
50
     xil printf("\rdot r\n - Start of the Program Let's Make a Deal - \rdot r\n );
51
     XGpio_Initialize(&dip, XPAR_SWITCHES_DEVICE_ID);
52
     XGpio_SetDataDirection(&dip, 1, 0xfffffffff);
53
54
     {\tt XGpio\_Initialize(\&push\,,\;XPAR\;BUTTONS\;DEVICE\;ID)};
55
     XGpio SetDataDirection(&push, 1, 0xffffffff);
56
57
     58
```

```
rnd = 0; // set default rnd value
60
     61
62
63
     deltaTime = 0; // set default deltaTime value
64
     while (1)
65
66
67
       psb check = XGpio DiscreteRead(&push, 1);
68
69
70
       switch (state) {
       case 0:// Idle state
71
         xil_printf("---Welcome to Let's Make a Deal!---\r\n");
73
         74
         xil printf ("Select between 1 and 4 to seed the Random Number Generator: ");
75
         door = 0; // set default door value
         rnd = 0; // set default rnd value
77
         startTime \ = \ 0; \hspace{1cm} // \hspace{1cm} set \hspace{1cm} default \hspace{1cm} startTime \hspace{1cm} value
78
        stopTime = 0;  // set default stopTime value
deltaTime = 0;  // set default deltaTime value
80
         XTime GetTime(&startTime); // get start time
81
         state = 1;
82
83
         break;
       case 1: // wait for door to be chosen
84
         if (door){
85
           XTime GetTime(&stopTime);
86
           if (startTime < stopTime) // handle eventual overflow
87
             deltaTime = stopTime - startTime;
88
           else
89
             deltaTime = startTime - stopTime;
90
           rnd = deltaTime % 4;
91
           rnd = rnd + 1;
           93
94
           usleep (400000); // from GVSU EE EGR326 2015 Fall lab 02
95
           state=2;
96
97
         else
9.8
99
           state=1;
       case 2: // print result after player chose door
         104
           xil_printf("You Win! \ r \ n");
107
          xil_printf("You suck !!! \ r \ ");
         xil printf ("-
         {
m door} \, = \, 0 \, ; \, \, // \,\,\, {
m set} \,\,\, {
m default} \,\,\, {
m door} \,\,\, {
m value}
112
         rnd = 0; // set default rnd value
114
         start Time = 0; // set default start Time value
                       // set default stopTime value
         stopTime = 0;
                        // set default deltaTime value
         deltaTime = 0;
         \operatorname{state} = 0;
                       // set default state
118
         break;
       default:
         xil_printf(" \longrightarrow Debug: %d %s \ r \ n", __FILE__, __LINE__);
         break;
       switch (psb_check) {
124
       usleep(8000\overline{00}); // from GVSU EE EGR326 2015 Fall lab 02
       case 1:
126
       door = 1;
127
```

```
break:
128
129
        case 2:
          door = 2:
130
          break;
        case 4:
          door = 3;
134
          break;
        case 8:
          door = 4;
          break;
        default:
138
          break;
140
141
     } // end while (1)
142
   } // end main
```

Listing 1: GPIO game.c fill contained C code.

#### 5.2 Errors

# 5.2.1 Implementation Error [Place 30-574] Poor placement for routing between an I/O pin and BUFG

Poor placement for routing between an I/O pin and BUFG is a state where a clk signal is routed to anon clock net or a non clock signal is routed to clock net like a posedge or negedge clk signal. Now it seems this clock placement error that occurs by implementing the project is somewhat related to the decoder. As the decoder module is commented out of the top level block the error is not there any more. Still the source or what pin shall causing the issue could not be located at first. The issue was that the in the decoder initialization the clk and rst pin where switched.

#### 5.2.2 Board file

The following error was generated due to the use of the chip set while generating the Vivado project instead of configure the project with the board file.




Figure 6: Error SDK Part I.