



EGR680 High Level Implementation on FPGA

Laboratory 04

Embedded System Design on PYNQ - Hardcore Processors

Professor: Dr. C. Parikh

Student: Dimitri Häring

September 25, 2018

Contents

1	Introduction	3
2	Design	3
2.1	SDK Lab specification	3
2.2	HDL	3
2.3	SDK	4
2.4	Let's Make a Deal	5
2.5	Game Show State Machine	6
3	Conclusion	6
4	Appendix	7
4.1	C code Part III	7
4.2	Errors	9
4.2.1	Implementation Error [Place 30-574] Poor placement for routing between an I/O pin and BUFG	9
4.2.2	Board file	9

1 Introduction

The goal of the lab 3 is to familiarize the student with a finite state machine implementation in verilog.

2 Design

In this section the design and decisions that were made to achieve the laboratory are discussed.

2.1 SDK Lab specification

In this part, you will create a simple hardcore ARM Cortex-A9 based embedded system on the PYNQ board. The embedded system design is broken up into three parts: Hardware design of the ARM Cortex-A9 hardcore processor, application software design using SDK, and finally hardware implementation of the software running on the hardcore processor. The application you will design in this part is a UART application that prints “HELLO WORLD” to a terminal emulator like Tera Term. Use the figure below as a flow guide for this lab. The diagram for the completed design is shown in Figure 1.




Figure 1: Completed Design.

2.2 HDL

Figure 2 shows the HDL top level based of the ZYNQ 7 Processing system which is connected with an AXI bus S00_AXI to a intellectual property (IP) block that manages peripherals. From there an AXI bus is used to connect two general purpose input output (GPIO) IP blocks, one for buttons and another one for switches. Furthermore, a Processor System Reset IP block is used that interconnects all resets.




Figure 2: HDL Top Level Design.

2.3 SDK

After the HDL top level is defined the SDK can be launched with **File** → **Launch SDK**. The *.hdf file should be shown or can be opened that shows the base registers for the switches and buttons, as highlighted in Figure 3.

ps7_ocmc_0	0xf800c000	0xf800cfff		REGISTER
ps7_pl310_0	0xf8f02000	0xf8f02fff		REGISTER
ps7_coresight_comp_0	0xf8800000	0xf88fffff		REGISTER
ps7_uart_0	0xe0000000	0xe0000fff		REGISTER
ps7_scugic_0	0xf8f00100	0xf8f001ff		REGISTER
switches	0x41200000	0x4120ffff	S_AXI	REGISTER
ps7_dev_cfg_0	0xf8007000	0xf80070ff		REGISTER
ps7_dma_ns	0xf8004000	0xf8004fff		REGISTER
ps7_gpv_0	0xf8900000	0xf89fffff		REGISTER
ps7_ram_1	0xffff0000	0xffffdfff		MEMORY
ps7_ram_0	0x00000000	0x0002ffff		MEMORY
buttons	0x41210000	0x4121ffff	S_AXI	REGISTER

Figure 3: *.hdf file that shows the base register for switches and buttons.

After writing the C code given in part two and loading the the bit stream file and the build elf file onto the board the serial console Terra Term shows the status of the buttons and switches, as shown in Figure 4

2.5 Game Show State Machine

```

/*****
** FSM State machine
**
*****/

000
+-----+
| Idle |
| Display user input |<-----+
| |
+-----+
| |
| |
| |
001
+-----+
| |
| Wait for button |
| coin_val on Pmod A |
+-----+
| |
| |
| |
002
+-----+
| user output |
| if (rnd == door) |-----+
| Display output |
+-----+

/*****/

```

Figure 5: Game Show state machine.

3 Conclusion

The lab demonstrates the use of the combined concepts of HDL logic implementation and sequential processor flow. The HDL defines the use of the input peripherals and eventual logic, which is in this case none, around the embedded microprocessor. The state machine and program flow can then be easily initiated in C code and flashed on the microprocessor. This combination allows a broad spectrum of system design instead of predefined peripherals as used in a common micro-controller. A drawback is it adds complexity and a further step of development which might add complexity in maintenance and life cycle control.

4 Appendix

The appendix contains code listening and other large information parts that contain partial or complete relevance to the reports topic.

4.1 C code Part III

```
1  /*
2  * GPIO_game.c
3  * Implements a game show with four buttons and the uart console named
4  * Let's Make a Deal!
5  *
6  * Created on: 01.10.2018
7  * Author: D. Häring
8  *
9  *
10 */
11
12 /* *****
13 * ** FSM State machine **
14 * *****
15 *
16 * 000
17 * +-----+
18 * | Idle |
19 * | Display user input |
20 * +-----+
21 * |
22 * |
23 * | 001
24 * +-----+
25 * | Wait for button |
26 * | coin_val on Pmod A |
27 * +-----+
28 * |
29 * |
30 * | 002
31 * +-----+
32 * | user output |
33 * | if (rnd == door) |
34 * | Display output |
35 * +-----+
36 *
37 * *****/
38
39
40 #include "xparameters.h"
41 #include "xgpio.h"
42 #include "xtime_l.h"
43 #include "sleep.h"
44
45 int main (void)
46 {
47     XGpio dip, push;
48     int psb_check, state, door, rnd; //dip_check,
49     XTime startTime, stopTime, deltaTime;
50
51     xil_printf("\r\n\r\n — Start of the Program Let's Make a Deal — \r\n");
52     XGpio_Initialize(&dip, XPAR_SWITCHES_DEVICE_ID);
53     XGpio_SetDataDirection(&dip, 1, 0xffffffff);
54
55     XGpio_Initialize(&push, XPAR_BUTTONS_DEVICE_ID);
56     XGpio_SetDataDirection(&push, 1, 0xffffffff);
57
58     state = 0; // set default state
59     door = 0; // set default door value
```

```

60 rnd = 0; // set default rnd value
61 startTime = 0; // set default startTime value
62 stopTime = 0; // set default stopTime value
63 deltaTime = 0; // set default deltaTime value
64
65 while(1)
66 {
67
68     psb_check = XGpio_DiscreteRead(&push, 1);
69
70     switch (state) {
71     case 0: // Idle state
72         xil_printf("\r\n\r\n*****\r\n");
73         xil_printf("——Welcome to Let's Make a Deal!——\r\n");
74         xil_printf("*****\r\n");
75         xil_printf("Select between 1 and 4 to seed the Random Number Generator: ");
76         door = 0; // set default door value
77         rnd = 0; // set default rnd value
78         startTime = 0; // set default startTime value
79         stopTime = 0; // set default stopTime value
80         deltaTime = 0; // set default deltaTime value
81         XTime_GetTime(&startTime); // get start time
82         state = 1;
83         break;
84     case 1: // wait for door to be chosen
85         if (door){
86             XTime_GetTime(&stopTime);
87             if (startTime < stopTime) // handle eventual overflow
88                 deltaTime = stopTime - startTime;
89             else
90                 deltaTime = startTime - stopTime;
91             rnd = deltaTime % 4;
92             rnd = rnd + 1;
93             xil_printf(" %d\r\n", door);
94             // xil_printf(" —> Debug: deltaTime %08x \r\n", deltaTime); // debug only
95             usleep(400000); // from GVSU EE EGR326 2015 Fall lab 02
96             state=2;
97         }
98         else
99             state=1;
100
101         break;
102     case 2: // print result after player chose door
103         xil_printf("\r\nComputer chose %d\r\n", rnd);
104         xil_printf("—————\r\n");
105         if (rnd == door)
106             xil_printf("You Win!\r\n");
107         else
108             xil_printf("You suck !!!\r\n");
109         xil_printf("—————\r\n");
110
111         door = 0; // set default door value
112         rnd = 0; // set default rnd value
113         startTime = 0; // set default startTime value
114         stopTime = 0; // set default stopTime value
115         deltaTime = 0; // set default deltaTime value
116         state = 0; // set default state
117         break;
118     default:
119         xil_printf(" —> Debug: %d %s\r\n", __FILE__, __LINE__);
120         break;
121     }
122
123     switch (psb_check) {
124     case 1:
125         door = 1;
126     }
127

```



```

128     break;
129     case 2:
130         door = 2;
131         break;
132     case 4:
133         door = 3;
134         break;
135     case 8:
136         door = 4;
137         break;
138     default:
139         break;
140 }
141
142 } // end while(1)
143 } // end main

```

Listing 1: GPIO_game.c file contained C code.

4.2 Errors

4.2.1 Implementation Error [Place 30-574] Poor placement for routing between an I/O pin and BUFG

Poor placement for routing between an I/O pin and BUFG is a state where a clk signal is routed to an on clock net or a non clock signal is routed to clock net like a posedge or negedge clk signal. Now it seems this clock placement error that occurs by implementing the project is somewhat related to the decoder. As the decoder module is commented out of the top level block the error is not there any more. Still the source or what pin shall causing the issue could not be located at first. The issue was that in the decoder initialization the clk and rst pin were switched.

4.2.2 Board file

The following error was generated due to the use of the chip set while generating the Vivado project instead of configure the project with the board file.




Figure 6: Error SDK Part I.