

RTL design

- Code algorithm using HDL (hardware description language)

Functional verification

- Test the correctness of written HDL

Logic synthesis

- Map the code to actual circuit block on FPGA

Testing on FPGA

- Run our code using FPGA