

 Code algorithm using HDL (hardware description language)



• Test the correctness of written HDL



 Map the code to actual circuit block on FPGA

Testing on FPGA

• Run our code using FPGA