



Linear Address





31	12 11	9	8	7	6	5	4	3	2	1	0	
Page table physical base ad	dr A	vail	G	PS		Α	CD	wT	U/S	R/W	P=1	

Page table physical base address: 20 most significant bits of physical page table address (forces page tables to be 4KB aligned)

Avail: These bits available for system programmers

<u>G</u>: global page (don't evict from TLB on task switch)

<u>PS</u>: page size 4K (0) or 4M (1)

A: accessed (set by MMU on reads and writes, cleared by software)

CD: cache disabled (1) or enabled (0)


WT: write-through or write-back cache policy for this page table

U/S: user or supervisor mode access


R/W: read-only or read-write access


P: page table is present in memory (1) or not (0)

Available for OS (page table location in secondary storage) P=0



# Linear Address






63		· ·	 11 9	-	_	-	_	-	-			
XD	Unused	Page physical base addr	Unused	G	0	D	Α	CD	WT	U/S	R/W	P=1

Available for OS (page table location on disk)


P=0

Field	Description
P	Child page table present in physical memory (1) or not (0).
R/W	Read-only or read-write access permission for all reachable pages.
U/S	User or supervisor (kernel) mode access permission for all reachable pages.
WT	Write-through or write-back cache policy for the child page table.
CD	Caching disabled or enabled for the child page table.
A	Reference bit (set by MMU on reads and writes, cleared by software).
PS	Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).
Base addr	40 most significant bits of physical base address of child page table.
XD	Disable or enable instruction fetches from all pages reachable from this PTE.




### Virtual address n-1p p-1 Page table base register Virtual page number (VPN) Virtual page offset (VPO) (PTBR) Physical page number (PPN) Valid Page The VPN acts table as index into the page table If valid = 0 ← then page not in memory p p-1 m-1(page fault) Physical page number (PPN) Physical page offset (PPO)


Physical address





### Processor package



# Processor package







## Read-only code segment

LOAD off 0x00000000 vaddr 0x08048000 paddr 0x08048000 align 2\*\*12 filesz 0x00000448 memsz 0x00000448 flags r-x

## Read/write data segment

LOAD off 0x00000448 vaddr 0x08049448 paddr 0x08049448 align 2\*\*12 filesz 0x000000e8 memsz 0x00000104 flags rw-

