



DVCon_2026 Folder Structure:

DVCon_2026/

- |— RUN/ : Contains the files to launch the FPGA project workflow
- |— DVCon_SoC_SRC/ : Contains the source files for DVCon SoC
 - | — MEMORY_IP/ : Memory IP (ROM) source files
 - | — AS1061_SYSTEM/ : VEGA Processor SoC Top source file
 - | — ACCELERATOR_IP/ : Accelerator IP source files
 - | — TOP/ : DVCon SoC Top source file
 - | — TB/ : Test bench file for simulation
- |— TCL/ : Contains the scripts used for Simulation and Synthesis
- |— GEN_BIT_OUT/ : Contains the generated reports
- |— DVCon_SoC_XDC/ : Contains FPGA constraints (.xdc) files used for implementation
- |— VIVADO_PROJECT/ : Contains DVCon 2026 Vivado project files
- |— Application/ : Application program