# MIPS Pipeline Data and Control Path

#### MIPS Pipeline

- To Increase the Speed of execution of program
  - Faster circuit technology to implement the processor and the main memory
  - Arrange the hardware so that **more than one operation** can be performed at the same time.
    - the number of operations performed per second is increased
    - the time needed to perform any one operation is not changed
- Pipelining is a way of organizing concurrent activity in a computer

#### MIPS Pipeline

- Five stages, one step per stage
  - 1. IF: Instruction fetch from memory
  - 2. ID: Instruction decode & register read
  - 3. EX: Execute operation or calculate address
  - 4. MEM: Access memory operand
  - 5. WB: Write result back to register

#### Performance Issues

- Longest delay determines clock period
  - Critical path: load instruction
  - − Instruction memory → register file → ALU → data memory → register file
- Not feasible to vary period for different instructions
- All instructions will follow all 5 stages in pipeline


#### Pipeline Performance

- Assume time for stages are
  - 100ps for register read or write
  - 200ps for other stages
- Single-cycle datapath need worst-case clock cycle of 800 ps,
- Pipelined datapath need worst-case clock cycle of 200 ps

Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

#### Pipeline Performance

The time between the first and fourth instructions is  $3 \times 200$  ps or 600 ps for Pipeline.



#### Pipeline Speedup

$$Time between instructions_{pipelined} = \frac{Time between instruction_{nonpipelined}}{Number of pipe stages}$$

- Speedup from pipelining is approximately equal to the number of pipe stages;
- a five-stage pipeline is nearly five times faster.
- 800/5 = 160ps clock cycle
- If all stages are balanced (all stage take the same time)
- Pipelining offers a fourfold performance improvement (800/200=4)
- If balanced, speedup is less: in our example 200ps

#### Pipelining and ISA Design


- MIPS ISA designed for pipelining
  - All instructions are 32-bits
    - fetch and decode each takes only one cycle
  - Few and regular instruction formats
    - Can decode and read registers in one step (read register are in same place (rs))
  - Only Load/store use memory operand
    - Can calculate address in 3<sup>rd</sup> stage, access memory in 4<sup>th</sup> stage
  - Memory Operand Alignment
    - 4bytes address multiples of four
    - Memory access takes only one cycle

#### Pipelining Issues

- Hazards
  - A new instruction enter the pipeline in every cycle
  - Situations in pipelining when the next instruction cannot execute in the following clock cycle called *hazards*
- Types
  - Structure hazards
    - A required resource is busy
  - Data hazard
    - Need to wait for previous instruction to complete its data read/write
  - Control hazard
    - Deciding on control action depends on previous instruction

#### 5 stages MIPS Pipelined Datapath 1. IF: 2. ID 3. EX: 4. MEM: 5. WB: IF: Instruction fetch-ID: Instruction decode/ EX: Execute/ MEM: Memory access WB: Write back register file read address calculation Add )ADD Result loft 2 Read Read register 1 data 1 Acdress Read ALU register 2 Address. Instruction Registers Write Read Data MEM Instruction register. data 2 Memory memory data Write **WB** Signextend Right-to-left flow leads to hazards (MEM – control hazard, WB – data hazard)


#### MIPS Pipelined Datapath




- •Three instructions need three datapaths
- •Add registers to hold data so that portions of a single datapath can be shared

#### Pipeline registers

- Need registers between stages
  - To hold information produced in previous cycle
- All instructions advance during each clock cycle from one pipeline register to the next.
- No need of pipeline register at the end of the write-back stage as it updates register file, memory, or the PC
- PC is part of the visible architectural state; its contents must be saved when an exception occurs, while the contents of the pipeline registers can be discarded.







#### Pipeline Operation

- Cycle-by-cycle flow of instructions through the pipelined datapath
  - "Single-clock-cycle" pipeline diagram
    - Shows pipeline usage in a single cycle
    - Highlight resources used
  - c.f. "multi-clock-cycle" diagram
    - Graph of operation over time


# IF for Load, Store, ...







#### ID for Load, Store, ... Instruction decode **EX:MEV** MEMAWB Shift Address Read register 1 Head register 2 Regist Instruction Read memory cata register Data memory Write


#### **EX** for Load






#### **MEM** for Load






#### WB for Load




#### Corrected Datapath for Load




#### **EX for Store**






Second register value is loaded into the EX/MEM pipeline register

#### MEM for Store




#### WB for Store



#### Multi-Cycle Pipeline Diagram

• Form showing resource usage



## Multi-Cycle Pipeline Diagram

#### • Traditional form


Time (in clock cycles) — CC 1 CC 2 CC 3 CC 4 CC 5 CC 6 CC 7 CC 8 CC 9


Program
execution
order
(in instructions)


lw \$10, 20(\$1)	Instruction fetch	Instruction decode	Execution	Data access	Write back				
sub \$11, \$2, \$3		Instruction fetch	Instruction decode	Execution	Data access	Write back			
add \$12, \$3, \$4			Instruction fetch	Instruction decode	Execution	Data access	Write back		
lw \$13, 24(\$1)				Instruction fetch	Instruction decode	Execution	Data access	Write back	
add \$14, \$5, \$6					Instruction fetch	Instruction decode	Execution	Data access	Write back

### Single-Cycle Pipeline Diagram

• State of pipeline in a given cycle








- Control signals derived from instruction
- 1. *Instruction fetch:* 
  - The control signals to read instruction memory and to write the PC are always asserted
- 2. Instruction decode/register file read:
  - As in the previous stage, the same thing happens at every clock cycle, so there are no optional control lines to set.
- 3. Execution / address calculation:
  - The signals to be set are RegDst, ALUOp, and ALUSrc
- 4. *Memory access*:
  - The control lines set in this stage are Branch, MemRead, and MemWrite
- 5. Write-back:
  - The two control lines are MemtoReg and Reg-Write

- Control signals derived from instruction
  - As in single-cycle implementation



• Control signals derived from instruction

	Execut	ion/address contro	s calculatio Il lines	n stage	Memory access stage control lines			Write-back stage control lines	
Instruction	RegDst	ALUOp1	ALUOp0	ALUSrc	Branch	Mem- Read	Mem- Write	Reg- Write	Memto- Reg
R-format	1	1	0	0	0	0	0	1	0
1 w	0	0	0	1	0	1	0	1	1
SW	Χ	0	0	1	0	0	1	0	X
beq	Х	0	1	0	1	0	0	0	X

Ins		ID/EX	EX/MEM	MEM/WB
lw	\$10, 20(\$1)	0001	010	11
sub	\$11, \$2, \$3	1100	000	10
and	\$12, \$4, \$5	1100	000	10
or	\$13, \$6, \$7	1100	000	10
add	\$14, \$8, \$9	1100	000	10

#### **Pipelined Control** ID/EX WB EX/MEM WB Control MEM/WB EX WB -M IF/ID Add Add result Shift Branch left 2 ALUSrc Address Read Instruction Read register 1 Read Zero register 2 ALU ALU Instruction Read Registers Read 6 Address memory resul: data data 2 register Write memory Write data Instruction 32 Sign-[15-0] MemRead extend control Instruction [20-16] ALUOp Instruction [15–11]

#### Example

lw \$10, 20(\$1)


sub \$11, \$2, \$3


and \$12, \$4, \$5

or \$13, \$6, \$7


add \$14, \$8, \$9

Ins		ID/EX	EX/MEM	MEM/WB
lw	\$10, 20(\$1)	0001	010	11
sub	\$11, \$2, \$3	1100	000	10
and	\$12, \$4, \$5	1100	000	10
or	\$13, \$6, \$7	1100	000	10
add	\$14, \$8, \$9	1100	000	10





Ins	ID/EX	EX/MEM	MEM/WB
lw	0001	010	11



Ins	ID/EX	EX/MEM	MEM/WB
lw	0001	010	11
sub	1100	000	10

