#### **Logical Operations**

Instructions for bitwise manipulation

Operation	С	Java	MIPS		
Shift left	<b>&lt;&lt;</b>	<<	sll		
Shift right	>>	>>>	srl		
Bitwise AND	&	&	and, andi		
Bitwise OR			or, ori		
Bitwise NOT	~	~	nor		

 Useful for extracting and inserting groups of bits in a word

## **Shift Operations**



- shamt: how many positions to shift
- Shift left logical
  - Shift left and fill with 0 bits
  - s 11 by *i* bits multiplies by  $2^{i}$
- Shift right logical
  - Shift right and fill with 0 bits
  - srl by i bits divides by 2<sup>i</sup> (unsigned only)

### **AND Operations**

- Useful to mask bits in a word
  - Select some bits, clear others to 0

and \$t0, \$t1, \$t2

\$t0 | 0000 0000 0000 00<mark>00 11</mark>00 0000 0000

### OR Operations

- Useful to include bits in a word
  - Set some bits to 1, leave others unchanged

```
or $t0, $t1, $t2
```

#### **NOT Operations**

- Useful to invert bits in a word
  - Change 0 to 1, and 1 to 0
- MIPS has NOR 3-operand instruction

```
-a NOR b == NOT (a OR b)
```

nor \$t0, \$t1, \$zero ← \_\_\_\_

Register 0: always read as zero

```
$t1 | 0000 0000 0000 0001 1100 0000 0000
```


\$tO | 1111 1111 1111 1100 0011 1111 1111

## **Conditional Operations**

- Branch to a labeled instruction if a condition is true
  - Otherwise, continue sequentially
- beq rs, rt, L1
  - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
  - if (rs != rt) branch to instruction labeled L1;
- j L1
  - unconditional jump to instruction labeled L1

## **Compiling If Statements**

• C code:



Compiled MIPS code:

Assembler calculates addresses

## **Compiling Loop Statements**

• C code:

```
while (save[i] == k) i += 1;
-iin $s3, k in $s5, address of save in $s6
```

Compiled MIPS code:

```
Loop: sll $t1, $s3, 2 add $t1, $t1, $s6 lw $t0, 0($t1) bne $t0, $s5, Exit addi $s3, $s3, 1 j Loop Exit: ...
```

## More Conditional Operations

- Set result to 1 if a condition is true
  - Otherwise, set to 0
- slt rd, rs, rt
  - if (rs < rt) rd = 1; else rd = 0;
- slti rt, rs, constant
  - if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beg, bne

```
slt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L</pre>
```

## **Branch Instruction Design**

- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠</li>
  - Combining with branch involves more work per instruction, requiring a slower clock
  - All instructions penalized!
- beq and bne are the common case
- This is a good design compromise

# Addressing Modes

# **Branch Addressing**

- Branch instructions specify
  - Opcode, two registers, target address
- Most branch targets are near branch
  - Forward or backward

op	rs rt		constant or address				
6 bits	5 bits	5 bits	16 bits				

- PC-relative addressing
  - Target address = PC + offset x 4
  - PC already incremented by 4 by this time

## Jump Addressing

- Jump (j and jal) targets could be anywhere in text segment
  - Encode full address in instruction

ор	address
6 bits	26 bits

- (Pseudo)Direct jump addressing
  - Target address =  $PC_{31...28}$ : (address × 4)

# Target Addressing Example

- Loop code from earlier example
  - Assume Loop at location 80000

Loop:	s11	\$t1,	\$s3,	2	80000	0	0	19	9	4	0
	add	\$t1,	\$t1,	<b>\$</b> s6	80004	0	9	22	9	0	32
	٦w	\$t0,	0(\$t1)		80008	35	9	8	0		
	bne	\$t0,	\$s5,	Exit	80012	5	8.	21	****	2	
	addi	\$s3,	\$s3,	1	80016	8	19	19	K K K K K	1	
	j	Loop			80020	2	**********	20000			
Exit:					80024						

## **Branching Far Away**

- If branch target is too far to encode with 16bit offset, assembler rewrites the code
- Example

# Addressing Mode Summary

