Report

Team Name: atmicro

Approach

ADD 64

- ADD 1

We designed a 1 bit full adder, ADD_1, that takes 1 bit input of three registers and returns the sum and carry

- We then instantiated the ADD_1 module inside the ADD_64 module for each bit (64 times).
- We store the resulting sum and carry in a 64 bit signed register

SUB_64

NOT_64
 We designed 64 bit NOT gate, that takes 64 bit input and returns the complement of the number by taking NOT of each bit

- We instantiated the NOT_64 inside SUB_64 to get the 1s complement of the second operand.
- We used ADD_64 inside SUB_64, to add 1 to the complement to get the 2s complement.
- The twos complement is added to the first operand using ADD_64.

XOR 64

- We iterated through each bit and called the inbuilt xor function to calculate the xor of the input bits.

AND 64

- We iterated through each bit and called the inbuilt and function to calculate the and of the input bits.

Control Input to ALU

- We defined a parameter "crtl" in wrapper_test.v, which determines the kind of operation to be carried out.
 - \circ crtl = 0 \rightarrow Addition
 - \circ crtl = 1 \rightarrow Subtraction
 - \circ crtl = 2 \rightarrow AND Operation
 - \circ crtl = 3 \rightarrow XOR Operation
- We plan to modify the code such that crtl can be controlled using other modules, but as of now crtl needs to be manually changed in the wrapper_test.v file in order to perform different operations.

Results

1. ADD

```
VCD info: dumpfile wrapper_test.vcd opened for output.

0 + 8 = 0 8
1 + 7 = 0 8
2 + 6 = 0 8
3 + 5 = 0 8
4 + 4 = 0 8
5 + 3 = 0 8
6 + 2 = 0 8
7 + 1 = 0 8
```

2. SUBTRACT

Signals	Waves														
Time	100	ns 200 ns	300 ns 400			ns 700			ns 1 t			ns 1300			ns
x[63:0]=3	0	1		2		3		4		5		6		7	
y[63:0]=5	8	7		6		5		4		3		2		1	
result[63:0] =-2	-8	-6		-4		-2		o		2		4		6	

```
VCD info: dumpfile wrapper_test.vcd opened for output.

0 - 8 = -8

1 - 7 = -6

2 - 6 = -4

3 - 5 = -2


4 - 4 = 0

5 - 3 = 2

6 - 2 = 4

7 - 1 = 6
```

3. AND



4. XOR

