# **Synthesizing Full Adder Design to Gates**

### **Short Explanation: What Synthesis Is**

Synthesis is the process of converting a Verilog RTL description into a gate-level implementation using predefined logic elements from a device library. In simple terms, it takes the high-level design (like equations written with +, ^, &) and maps them to actual hardware building blocks. For ASICs, these are standard cells such as AND, OR, XOR gates from a cell library. In FPGA tools like Vivado, the logic is mapped to LUTs (Look-Up Tables), flip-flops, and input/output buffers available in the target device. This step transforms the abstract code into a realizable circuit that can later be implemented on hardware.

### **Short Explanation: What a Netlist Is**

A netlist is the gate-level representation of a design produced after synthesis. It describes the circuit using the actual hardware primitives available in the target technology. In ASIC flows, a netlist is built from standard cells such as AND, OR, XOR, and flip-flops from a cell library. In FPGA flows like Vivado, the RTL is instead mapped into device primitives such as LUTs (Look-Up Tables) for logic, IBUFs for inputs, and OBUFs for outputs. The netlist connects these elements together to implement the same functionality as the original Verilog code, but now in a form that can be realized on the physical hardware.

### Synth\_script.tcl

```
#1. Creating a new project
create project synth proj./synth proj -part xc7a35tcpg236-1 -force
# 2. Adding Verilog source file
add_files C:/Users/hrchi/VIVADO_PROJECTS/Soft Nexis Projects/Full adder.v
# 3. Settting the top module name
set_property top Full_adder [current fileset]
#4. Running Synthesis
launch runs synth 1
wait on run synth 1
# 5. for Opening synthesized design
open run synth 1
# 6. Writing the synthesized netlist (Gate-level Verilog)
write verilog -force ./synthesized netlist.v
# 7. for Writing reports
report utilization -file ./utilization report.txt
report timing summary -file ./timing report.txt
```

# **Synthesizing Full Adder Design to Gates**

#### Note: Full adder.v file extracted from previous executed project.

```
'timescale 1ns / 1ps

module Full_adder(

input a,b,cin,

output Sum,Cout


);

assign Sum=a^b^cin;

assign Cout= (a&b)|((a^b)&cin);

endmodule
```

### **Schematic Diagram**



Netlist diagram from Vivado.

## **Snippet from netlist file**

```
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
           : Tue Sep 30 10:47:38 2025
// Date
           : HARISH running 64-bit major release (build 9200)
               : write verilog -force ./synthesized netlist.v
// Command
// Design
            : Full adder
            : This is a Verilog netlist of the current design or from a specific cell of the
// Purpose
design. The output is an
          IEEE 1364-2001 compliant Verilog HDL file that contains netlist information
obtained from the input
//
          design files.
// Device
            : xc7a35tcpg236-1
```

# **Synthesizing Full Adder Design to Gates**

```
'timescale 1 ps / 1 ps
(* STRUCTURAL NETLIST = "yes" *)
module Full adder
 (a,b,cin,Sum,Cout);
 input a;
 input b;
 input cin;
 output Sum;
 output Cout;
 wire Cout;
 wire Cout OBUF;
 wire Sum;
 wire Sum OBUF;
 wire a;
 wire a IBUF;
 wire b;
 wire b IBUF;
 wire cin;
 wire cin IBUF;
  OBUF Cout OBUF inst(.I(Cout OBUF),.O(Cout));
 (* SOFT HLUTNM = "soft lutpair0" *)
 LUT3 #(.INIT(8'hE8))
  Cout OBUF inst i 1 (.I0(cin IBUF),.I1(b IBUF),.I2(a IBUF),.O(Cout OBUF));
  OBUF Sum OBUF inst (.I(Sum OBUF),.O(Sum));
 (* SOFT HLUTNM = "soft lutpair0" *)
 LUT3 #(.INIT(8'h96))
  Sum OBUF inst i 1 (.I0(cin IBUF),.I1(a IBUF),.I2(b IBUF),.O(Sum OBUF));
  IBUF a IBUF inst (.I(a),.O(a IBUF));
  IBUF b IBUF inst (.I(b),.O(b IBUF));
  IBUF cin IBUF inst(.I(cin),.O(cin IBUF));
endmodule
```

#### Please note this point

"In FPGA synthesis, my design was mapped into LUT3 primitives with INIT values implementing XOR and majority logic, and connected using IBUF/OBUF primitives for I/Os. This is equivalent to the ASIC netlist shown in the PDF, but uses FPGA standard cells instead of ASIC cells.

### Resource utilization report and Timing Summary

\*\*You can refer it from utilization\_report.txt & timing\_report.txt files attached with this document\*\*