Harish Vijayakumar

Atlanta, GA 678-979-7982 hvijayakumar32@gatech.edu linkedin.com/in/harishvjk github.com/harishvjk27
harishvjk.com US Citizen

Education

Georgia Institute of Technology **Expected May 2028**
Bachelor of Science in Computer Engineering, GPA: 3.73/4.0 *Atlanta, GA*

- Relevant Coursework: Physical Foundations of Computer Engineering (Current), Programming for Hardware/Software Systems, Digital System Design, Circuit Analysis, Data Structures and Algorithms

Projects

8-Bit CPU | *SystemVerilog, ModelSim, DE10-Lite* June 2026 – July 2026

- Created an 8-bit processor datapath implementing a program counter, instruction memory/decoder, register file, arithmetic logic unit (ALU), and FSM controller with 4 general-purpose registers meeting 50 MHz timing.
- Implemented five instructions (ADD, SUB, AND, OR, XOR) with register writeback and instruction execution.
- Verified RTL components using ModelSim and DE10-Lite hardware; utilized 70 registers and 150 logic elements, achieving 105 MHz Fmax, +10.5 ns setup slack, and 0 TNS.

FPGA UART Communication & DSP Platform | *SystemVerilog, DE10-Lite* May 2026 – June 2026

- Designed and implemented a modular SystemVerilog UART communication platform featuring UART TX/RX, FIFO buffering, command parsing, and FSM controller, supporting 115200 baud and meeting 50 MHz timing.
- Developed a DSP subsystem including a moving average filter, modifiable clock divider, and 7-segment display driver; utilized 503 logic elements and 282 registers, achieving 125 MHz Fmax and +12.0 ns setup slack.
- Verified RTL in ModelSim, then tested on hardware over a CP2102 USB-to-UART link with the Arduino IDE.

ASIC Calculator Chip Design - SiliconJackets | *Xcelium, SimVision, Innovus* January 2026 – March 2026

- Implemented a SystemVerilog 64-bit arithmetic calculator with SRAM-based operand storage and FSM, combining upper and lower 32-bit operations with carry propagation.
- Verified the design in Xcelium and SimVision with a driver, monitor, sequencer, scoreboard, 3 assertions, and 400 constrained-random transactions, achieving 99.95% coverage and 100% assertion coverage.
- Resolved physical design rule check (DRC) violations in Cadence Innovus by reordering metal routing layers, achieving a DRC-clean final layout.

Experience

RevSync **January 2026 – Present**
Lead Hardware Engineer *Atlanta, GA*

- Contributed to initial design and hardware requirements for an OBD plug-in module that turns vehicle data into AI driving feedback, choosing the vehicle data the module will capture.
- Co-presented RevSync at the GT Klaus Startup Challenge, communicating technical direction and roadmap, achieving acceptance to CREATE-X LAUNCH.

The University of Georgia **August 2025 – December 2025**
Peer Learning Assistant *Athens, GA*

- Supported 50+ students in mastering core engineering concepts through collaborative learning and guided problem-solving.
- Led small-group discussions and provided individualized guidance to build students' confidence in applying engineering principles to real-world problems.

Publications

Survey Instruments Used to Study Mental Health Among STEM Graduate Students
IEEE Frontiers in Education Conference (FIE), 2025

Photoelicitation and Coping Strategies Among First-Generation and Low-SES Engineering Students
ASEE Annual Conference & Exposition, 2026

Technical Skills

Digital Design: RTL Design, Finite State Machines, Computer Architecture, FPGA Design
Languages: SystemVerilog, Verilog, VHDL, C/C++, Java, RISC-V Assembly, Python, MATLAB
Verification: SystemVerilog Testbenches, Constrained-Random Stimulus, Assertions, Coverage, Xcelium, SimVision, ModelSim, Waveform Debugging
Tools: Intel Quartus Prime, Cadence Innovus, Git, Linux
Hardware: Intel DE10-Lite FPGA, Arduino, Oscilloscopes, Logic Analyzer
Certifications: OSHA, CITI Human Subject Research
Organizations: SiliconJackets, GT Boxing Club (Secretary), Beta Chi Theta National Fraternity