

[illegible]

Working RAM/Playfield RAM

The diagram illustrates the internal logic of a Working RAM/Playfield RAM. It features several integrated circuits:

- 74184 (BCD-to-Decimal Decoder):** Receives a 4-bit BCD input (B3-B0) and provides 10 active-low outputs (Y0-Y9) for RAM address selection.
- 74174 (Decade Counter):** Generates a 4-bit binary count (Q0-Q3) used for RAM data addressing.
- 74175 (D-Type Flip-Flop):** Latches the RAM data (D0-D3) from the 74174 counter.
- 74176 (4-Bit Shift Register):** Shifts the latched RAM data (Q0-Q3) to the RAM output lines (P0-P3).

The circuit is powered by a 5V supply and includes a 10k pull-up resistor for the RAM output lines.

CONFIDENTIAL. Reproduction, forbidding without the specific written permission of Alari, Inc., Sunnyvale, CA. This drawing is not only conditionally issued, and neither receive nor possession thereof confers any right to reproduce this drawing or any part thereof. Except for manufacture by or under the corporation's written license, no other right to reproduce this drawing or the subject matter thereof, unless by written agreement with or written permission from the corporation.



SP-242 Sheet 3A
1st printing