Inside the Kepler Architecture

Stephen Jones – CUDA NVIDIA Corporation




The Kepler GK110 GPU

Performance

Efficiency

Programmability



Kepler GK110 Block Diagram

Architecture

- 7.1B Transistors
- Up to 15 SMX units
- > 1 TFLOP FP64
- 1.5 MB L2 Cache
- 384-bit GDDR5



Kepler GK110 SMX vs Fermi SM







SMX																				
Instruction Cache																				
Warp Scheduler					Warp Scheduler						Warp Scheduler					Warp Scheduler				
Dispatch Unit Dispatch Unit				Dispatch Unit Dispatch Unit				Unit	Dispatch Unit Dispatch Uni			Unit	Dispatch Unit Die			Dispatch	Unit			
								F11 (4						* *						
						Register File (6														
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core		DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	Core	Core	Core	DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
Core	Core	Core	DP Unit	Core	Core	Core	DP Unit						DP Unit	Core	Core	Core	DP Unit	LD/ST	SFU	
	Interconnect Natwork 64 KB Shared Memory / L1 Cache																			
	48 KB Read-Only Cache																			
Tex			Tex		Tex			Tex		Tex			Tex		Tex			Tex		
Tex			Tex		Tex			Tex		Tex			Tex		Tex			Tex		

SMX Balance of Resources

Resource	Kepler GK110 vs Fermi
Floating point throughput	2-3x
Max Blocks per SMX	2x
Max Threads per SMX	1.3x
Register File Bandwidth	2x
Register File Capacity	2x
Shared Memory Bandwidth	2x
Shared Memory Capacity	1x


Execution Management





Kepler GK110


Fermi Concurrency



Fermi allows 16-way concurrency

- Up to 16 grids can run at once
- But CUDA streams multiplex into a single queue
- Overlap only at stream edges

Kepler Improved Concurrency




Kepler allows 32-way concurrency

- One work queue per stream
- Concurrency at full-stream level
- No inter-stream dependencies

Hyper-Q: Time-Division Multiprocess





CPU Processes







CPU Processes







CPU Processes






CPU Processes







CPU Processes







CPU Processes






CPU Processes







CPU Processes



Hyper-Q: Simultaneous Multiprocess




Without Hyper-Q



Time

With Hyper-Q



Time

Improving Programmability

Library Calls from Kernels Programmability Simplify CPU/GPU Divide Batching to Help Fill GPU Dynamic Occupancy Parallelism Dynamic Load Balancing Execution **Data-Dependent Execution** Recursive Parallel Algorithms

Dynamic Parallelism

The ability to launch new grids from the GPU


- Dynamically
- Simultaneously
- Independently




Fermi: Only CPU can generate GPU work

Kepler: GPU can generate work for itself

What Does It Mean?



GPU as Co-Processor



Autonomous, Dynamic Parallelism

Familiar Syntax

```
void main() {
    float *data;
    generate(data);

A <<< ... >>> (data);
B <<< ... >>> (data);
C <<< ... >>> (data);
cudaDeviceSynchronize();

manage(data);
}
```

```
__global__ void B(float *data)
{
    generate(data);


    X <<< ... >>> (data);
    Y <<< ... >>> (data);
    Z <<< ... >>> (data);
    cudaDeviceSynchronize();

    manage(data);
}
```


CUDA from CPU


CUDA from GPU

Data-Dependent Parallelism




Computational Power allocated to regions of interest






CUDA on Kepler


Dynamic Work Generation



Statically assign conservative worst-case grid

Dynamically assign performance where accuracy is required





Dynamic Grid

Bonsai GPU Tree-Code

Journal of Computational Physics, 231:2825-2839, April 2012

- Jeroen Bédorf, Simon Portegies Zwart
 - Leiden Observatory, The Netherlands
- Evghenii Gaburov
 - CIERA @ Northwestern U.
 - SARA, The Netherlands
- Galaxies generated with: Galatics Widrow L. M., Dubinksi J., 2005, Astrophysical Journal, 631 838





