CSC 631: High-Performance Computer Architecture

Fall 2022 Lecture 4: Instruction Level Parallelism

Instruction Level Parallelism (ILP)

- Basic idea:
 - Execute several instructions in parallel
- We already do pipelining...
 - But it can only push through at most 1 instruction/cycle
- Is this Legal?!?
 - ISA defines instruction execution one by one
 - I1: ADD R1 = R2 + R3
 - fetch the instruction
 - read R₂ and R₃
 - do the addition
 - write R1
 - increment PC
 - How about pipelining?
 - already breaks the "rules"
 - we fetch I2 before I1 has finished

It's legal if program executes correctly...

- Parallelism exists in that we perform different operations (fetch, decode, ...) on several different instructions in parallel
 - as mentioned, limit of 1 IPC

Example: Toll Booth



D



C



В



Caravanning on a trip, must stay in order to prevent losing anyone



When we get to the toll, everyone gets in the same lane to stay in order

This works... but it's slow. Everyone has to wait for D to get through the toll booth






Lane 1





Lane 2







Go through two at a time

(in parallel)

Back to ILP... But how?

Simple ILP recipe

- Read and decode a few instructions each cycle
 - can't execute > 1 IPC if we're not fetching > 1 IPC
- If instructions are independent, do them at the same time
- If not, do them one at a time

Example

A: ADD R1 = R2 + R3

B: SUB R4 = R1 - R5

C: XOR R6 = R7 $^{\land}$ R8


D: Store R6 \rightarrow 0[R4]

E: MUL R3 = R5 * R9

F: ADD R7 = R1 + R6

G: SHL $R8 = R7 \ll R4$

Ex. Original Pentium



Repeat Example for Pentium-like CPU

A: ADD R1 = R2 + R3

B: SUB R4 = R1 - R5

C: XOR R6 = R7 $^{\land}$ R8

D: Store R6 \rightarrow 0[R4]

E: MUL R3 = R5 * R9

F: ADD R7 = R1 + R6

G: SHL $R8 = R7 \ll R4$

This is "Superscalar"

- "Scalar" CPU executes one inst at a time
 - includes pipelined processors
- "Vector" CPU executes one inst at a time, but on vector data
 - X[0:7] + Y[0:7] is one instruction, whereas on a scalar processor, you would need eight
- "Superscalar" can execute more than one unrelated instruction at a time
 - ADD X + Y, MUL W * Z

Scheduling

- Central problem to ILP processing
 - need to determine when parallelism (independent instructions) exists
 - in Pentium example, decode stage checks for multiple conditions:
 - is there a data dependency?
 - does one instruction generate a value needed by the other?
 - do both instructions write to the same register?
 - is there a structural dependency?
 - most CPUs only have one divider, so two divides cannot execute at the same time

Scheduling

• How many instructions are we looking for?

- 3-6 is typical today
- At a peak execution bandwidth, a CPU that can ideally do N instruction s per cycle is called "N-way superscalar", "N-issue superscalar", or simply "Nway", "N-issue" or "N-wide"
 - This ''N" is also called the "issue width"

ILP

- Arrange instructions based on dependencies
- ILP = Number of instructions / Longest Path

```
I1: R2 = 17

I2: R1 = 49

I3: R3 = -8

I4: R5 = LOAD 0[R3]

I5: R4 = R1 + R2

I6: R7 = R4 - R3

I7: R6 = R4 * R5
```

Dynamic (Out-of-Order) Scheduling

- Cycle 1
 - Operands ready? I1, I5.
 - Start I1, I5.
- Cycle 2
 - Operands ready? I2, I3.
 - Start I2,I3.


Program code

I1: ADD R1, R2, R3
I2: SUB R4, R1, R5
I3: AND R6, R1, R7
I4: OR R8, R2, R6
I5: XOR R10, R2, R11

- Window size (W): how many instructions ahead do we look.
 - Do not confuse with "issue width" (N).
 - E.g. a 4-issue out-of-order processor can have a 128-entry window (it can look at up to 128 instructions at a time).

Ordering?

- In previous example, I5 executed before I2, I3 and I4!
- How to maintain the illusion of sequentiality?



ILP != IPC

■ ILP is an attribute of the program

- also dependent on the ISA, compiler
 - ex. SIMD, FMAC, etc. can change inst count and shape of dataflow graph

IPC depends on the actual machine implementation

- ILP is an upper bound on IPC
 - achievable IPC depends on instruction latencies, cache hit rates, branch prediction rates, structural conflicts, instruction window size, etc., etc., etc.

Dependences and Register Renaming

ILP is Bounded

- For any sequence of instructions, the available parallelism is limited
- Hazards/Dependencies are what limit the ILP
 - Data dependencies
 - Control dependencies
 - Memory dependencies

Types of Data Dependencies

(Assume A comes before B in program order)

- RAW (Read-After-Write)
 - A writes to a location, B reads from the location, therefore B has a RAW dependency on A
 - Also called a "true dependency"

Data Dep's (cont'd)

■ WAR (Write-After-Read)

- A reads from a location, B writes to the location, therefore B has a WAR dependency on A
- If B executes before A has read its operand, then the operand will be lost
- Also called an anti-dependence

Data Dep's (cont'd)

■ Write-After-Write

- A writes to a location, B writes to the same location
- If B writes first, then A writes, the location will end up with the wrong value
- Also called an output-dependence


Control Dependencies

- If we have a conditional branch, until we actually know the outcome, αll later instructions must wait
 - That is, all instructions are control dependent on all earlier branches
 - This is true for unconditional branches as well (e.g., can't return from a function until we've loaded the return address)

Memory Dependencies


- Basically similar to regular (register) data dependencies: RAW, WAR, WAW
- However, the exact location is not known:
 - A: STORE R1, o[R2]
 - B: LOAD R₅, 24[R8]
 - C: STORE R₃, -8[R₉]
 - RAW exists if (R2+0) == (R8+24)
 - WAR exists if (R8+24) == (R9 8)
 - WAW exists if (R2+0) == (R9 8)

Impact of Ignoring Dependencies




Eliminating WAR Dependencies

WAR dependencies are from reusing registers



Eliminating WAW Dependencies

WAW dependencies are also from reusing registers



So Why Do False Dep's Exist?

- Finite number of registers
 - At some point, you're forced to overwrite somewhere
 - Most RISC: 32 registers, x86: only 8, x86-64: 16
 - Hence WAR and WAW also called "name dependencies" (i.e. the "names" of the registers)
- So why not just add more registers?
- Thought exercise: what if you had infinite regs?

Reuse is Inevitable

Loops, Code Reuse

- If you write a value to R₁ in a loop body, then R₁ will be reused every iteration → induces many false dep's
 - Loop unrolling can help a little
 - Will run out of registers at some point anyway
 - Trade off with code bloat
- Function calls result in similar register reuse
 - If printf writes to R1, then every call will result in a reuse of R1
 - Inlining can help a little for short functions
 - Same caveats

Obvious Solution: More Registers

Add more registers to the ISA?

- Changing the ISA can break binary compatibility BAD!!!
- All code must be recompiled
- Does not address register overwriting due to code reuse from loops and function calls
- Not a scalable solution

BAD? x86-64 adds registers...

... but it does so in a mostly backwards compatible fashion

Better Solution: HW Register Renaming

Give processor more registers than specified by the ISA

 temporarily map ISA registers ("logical" or "architected" registers) to the *physical* registers to avoid overwrites

Components:

- mapping mechanism
- physical registers
 - allocated vs. free registers
 - allocation/deallocation mechanism

Register Renaming

Example

- I3 can not exec before I2 because
 I3 will overwrite R6
- Is can not go before I2 because
 when it goes, will overwrite
 with a stale value

Program code

```
I1: ADD R1, R2, R3
I2: SUB R2, R1, R6
I3: AND R6, R11, R7
I4: OR R8, R5, R2
I5: XOR R2, R4, R11
```



Register Renaming

- Solution: Let's give I2 temporary name/ location (e.g., S) for the value it produces.
- But I4 uses that value, I4: OR R8, R5, 82 so we must also change that to S... I5: XOR R2, R4, R11
- In fact, all uses of R5 from I3 to the next instruction that writes to R5 again must now be changed to S!
- We remove WAW deps in the same way: change R2 in I5 (and subsequent instrs) to T.

Register Renaming

Implementation

- Space for S, T, U etc.
- How do we know when to rename a register?

Simple Solution

- Do renaming for every instruction
- Change the name of a register each time we decode an instruction that will write to it.
- Remember what name we gave it ©

Program code

Program code

I1: ADD R1, R2, R3


12: SUB B2, R1, R6

13: AND 86, RE11, RR7

```
I1: ADD R1, R2, R3
I2: SUB S, R1, R5
I3: AND U, R11, R7
I4: OR R8, R5, S
I5: XOR T, R4, R11
```

Register File Organization

We need some physical structure to store the register values



Putting it all Together

top:

$$\blacksquare$$
 R1 = R2 + R3

$$R_2 = R_4 - R_1$$

$$R_2 = R_1 + R_2$$

BNEZ R₃, top


Free pool:

X9, X11, X7, X2, X13, X4, X8, X12, X3, X5...

	ARF		PRF
	R1		X1
	R2		X2
	R3		X3
	R4		X4
	R5		X5
	R6		X6
			X7
	DAT		X8
	RAT	_	X9
R1	R1		X10
R2	R2		X11
R3	R3		X12
R4	R4		X13
R5	R5		X14
R6	R6		X15
			X16

Renaming in action


R1 = R2 + R3	🗶 🕽= R2 + R3	
$R_2 = R_4 - R_1$	XII = R4 - X9	
R1 = R3 * R6	x 7= R3 * R6	
$R_2 = R_1 + R_2$	X2 = X7 + X11	
R3 = R1 >> 1	X13 = X7 >> 1	
BNEZ R ₃ , top	BNEZ X13, top X4= X2+ X13 X8= R1- X1	
R1 = R2 + R3		
R2 = R4 - R1	X12= X13 * R6	
R1 = R3 * R6	X3= x12+ X7	
R2 = R1 + R2	X5= X10>1	
R3 = R1 >> 1	BNEZ 🗶 🔨 top	
BNEZ R ₃ , top		



Even Physical Registers are Limited

- We keep using new physical registers
 - What happens when we run out?
- There must be a way to "recycle"
- When can we recycle?
 - When we have given its value to all instructions that use it as a source operand!
 - This is not as easy as it sounds

Instruction Commit (leaving the pipe)




Architected register file contains the "official" processor state

When an instruction leaves the pipeline, it makes its result


"official" by updating the ARF The ARF now contains the correct value; update the RAT T42 is no longer needed, return to the physical register free pool

Careful with the RAT Update!



Update ARF as usual
Deallocate physical register
Don't touch that RAT!
(Someone else is the most
recent writer to R3)
At some point in the future,
the newer writer of R3 exits
This instruction was the most
recent writer, now update the RAT
Deallocate physical register

Instruction Commit: a Problem



Decode I1 (rename R3 to T42)

Decode I2 (uses T42 instead of R3)

Execute I1 (Write result to T42)

I2 can't execute (e.g. R5 not ready)

Commit I1 (T42->R3, free T42)

Decode I3 (uses T42 instead of R6)

Execute I3 (writes result to T42)

R5 finally becomes ready

Execute I2 (read from T42) We read the wrong value!!