

Introduction to Dataflow Computing




Code Carpentry Workshop
Peter Sanders, July 2015

Computing on FPGAs




Programmable Spectrum


Control-flow processors




Single-Core CPU



Multi-Core




Several-Cores



Many-Cores

Dataflow processor
e.g. FPGA



Dataflow

Increasing Parallelism (#cores)

Increasing Core Complexity

Intel, AMD


GPU (NVIDIA, AMD)
Tilera, XMOS etc...

Maxeler


Hybrid e.g. AMD Fusion, IBM Cell



Control-flow processor (CPU)




Modern Control-flow processor (CPU)




Where silicon is used?

Intel 6-Core X5680 “Westmere”




Where silicon is used?

Intel 6-Core X5680 “Westmere”




Dataflow Processor
e.g. FPGA




On chip resources


- Each application has a different configuration of dataflow cores
- Dataflow cores are built out of basic operating resources on-chip




Control flow Microprocessor (CPU)



Dataflow Engine (DFE) - ‘Spatial Computing’




Acceleration Potential



Explaining Control Flow versus Data Flow

Analogy 1: The Ford Production Line




- Experts are expensive and slow (**control flow**)
- Many specialized workers are more efficient (**data flow**)

Dataflow Computing




A Dataflow Kernel


```
public class MyKernel extends Kernel {  
  
    public MyKernel (KernelParameters parameters) {  
        super(parameters);  
  
        DFEVar x = io.input("x", dfeInt(32));  
  
        DFEVar result = x * x + 30;  
  
        io.output("y", result, dfeInt(32));  
    }  
}
```




Streaming Data through the Kernel




Streaming Data through the Kernel




Streaming Data through the Kernel




Streaming Data through the Kernel




Streaming Data through the Kernel



Streaming Data through the Kernel




Streaming Data through the Kernel




Pipelining Data through the Kernel

Add registers into the Dataflow graph.


On FPGAs the shorter the physical distance between registers the higher the clock frequency can be.




Pipelining Data through the Kernel




Pipelining Data through the Kernel




Pipelining Data through the Kernel




Pipelining Data through the Kernel




Pipelining Data through the Kernel




Pipelining Data through the Kernel



No registers – low latency



Pipelined – highly parallelised



Explaining Control Flow Versus Dataflow

Analogy 2: Trucks versus Pipeline

Processor

Oil Refinery

Memory

Oil Well

Click to advance to next slide



So we get a truck
We fetch the data in small chunks



Explaining Control Flow Versus Dataflow

Analogy 2: Trucks versus Pipeline

Processor

Oil Refinery

Memory

Oil Well

Click to advance to next slide



So we splash out on a Ferrari to carry our oil!



Explaining Control Flow Versus Dataflow

Analogy 2: Trucks versus Pipeline


Processor

Oil Refinery

Memory

Oil Well

Click to advance to next slide



Once we starting pumping, it takes a while to fill up...

The latency of the first result can be high...



Explaining Control Flow Versus Dataflow

Analogy 2: Trucks versus Pipeline


Processor

Oil Refinery

Memory

Oil Well

Click to advance to next slide



But then the oil flows constantly.

And we get a result every clock cycle.

Using FPGAs



Traditionally FPGA were for specialists

- Can't use FPGA on its own ...
 - Need interface to Computer & Data
 - Need interface to local memory
 - Need to design bespoke HW
- FPGAs difficult to program ...
 - Specialist languages VHDL, Verilog
 - Need Electronics training & understand FPGAs
 - Simulation only at HW level, modelsim
 - Need also to engineer the interfaces
- FPGAs difficult to use ...
 - Need low level drivers to reconfigure and setup



Maxeler solutions

Standard Hardware across
FPGA generations and
vendors.



MaxCompiler - MovingAverageWeighted_MovingAverageWeightedKernel_original.pgx - MaxIDE

File Edit Navigate Search Project Run Window Help

tutorial-chap03-example3... > Simulation

CpuStreamKernel.maxj MovingAverageWeightedKernel.maxj

```
DFEVar prevWeighted = prev*weight0;
DFEVar nextWeighted = next*weight2;
DFEVar xWeighted = x*weight1;

DFEVar divisor = withinBounds ? constant.0 : 1.0;

DFEVar sum = prevWeighted + xWeighted + nextWeighted;
DFEVar result = sum / divisor;

io.output("y", result, dfeFloat(8, 24));
```

MovingAverageWeighted_MovingAverageWeightedKernel_original.pgx

Navigation

MovingAverageWeightedMan, MovingAverageWeightedKern

Selected Node Properties

NodeMul
24
a : hwFloat(8, 24)
b : hwFloat(8, 24)

MAXELER

Development environment in extended Java language, MaxJ, with fast simulation and debugging tools.

Runtime library and drivers for reconfiguration, monitoring and probing.

```
>maxtop -r 10.101.101.33
MaxTop Tool 2014.1
Found 2 Maxeler card(s) running MaxelerOS 2014.1
Card 0: Maia (P/N: 4848) S/N: 2487402010013 Mem: 48GB
Card 1: Maia (P/N: 4848) S/N: 2487402010049 Mem: 48GB

Load average: 0.12, 0.02, 0.01

DFE %BUSY MAXFILE HOST PID USER TIME COMMAND
0 0.0% feda2885... thor.cluster 27947 psanders 00:00:11 async_session
1 0.0% IDLE (r7) - - - - -
```

DFE Hardware



Maxeler Data Flow Engines (DFEs)

MAIA



- 28nm process
- 250MHz clock frequency
- 6.25MB SRAM
- 4,000 multipliers
- 700K logic cells
- 3GB/s CPU bandwidth
- 96GB DRAM

ISCA



- 28nm process
- 250MHz clock
- Sub **1us** latency
- 16K TCP connections



Maxeler Hardware Solutions



CPUs plus DFEs

Intel Xeon CPU cores and up to 6 DFEs with 288GB of RAM



DFEs shared over Infiniband

Up to 8 DFEs with 384GB of RAM and dynamic allocation of DFEs to CPU servers



Low latency connectivity

Intel Xeon CPUs and 1-2 DFEs with up to six 10Gbit Ethernet connections



MaxWorkstation

Desktop development system




MaxCloud

On-demand scalable accelerated compute resource, hosted in London



MPC-X2000

- 8 dataflow engines (192-384GB RAM)
- High-speed MaxRing
- Zero-copy RDMA between CPUs and DFEs over Infiniband
- Dynamic CPU/DFE balancing



STFC



Hartree Centre



Software




Accelerating Real Applications

- The majority of lines of code in most applications are unchanged
 - CPUs are good for: latency-sensitive, control-intensive, non-repetitive code
 - Dataflow engines are good for: high throughput repetitive processing on large data volumes
- A system should contain both

	Lines of code
Total Application	1,000,000
Kernel to accelerate	2,000
Software to restructure	20,000



Creating custom DFE configurations




MaxCompiler & MaxIDE

- Complete development environment for Maxeler DFE accelerator platforms
- Write *MaxJ* code to describe the dataflow graph
 - *MaxJ* is an extension of Java for MaxCompiler
 - Execute the Java to generate the DFE image (bitstream)
 - Meta-programming. Java does NOT execute when running final application.
- Compiler generates C API for CPUs to use *the DFE*
 - *C API called SLiC*
 - *Basic Static interface – single function*
 - *loads DFE with bitstream*
 - *Sets scalars and streams data in/out*




Application Components



DFE contains a Manager and Kernels

- Globally Asynchronous Locally Synchronous (GALS) architecture.
- Manager has full flow control.
- Manager made from standard blocks.
- Kernels are fully synchronous.
- Kernels runs while data at inputs and space at output, else stalls.



The required parts to create a DFE

The screenshot shows the MaxCompiler IDE interface with three code files open:

- CPU Code:** *CpuStreamCpuCode.c
- Manager Code:** *CpuStreamManager.maxj
- Kernel Code:** *CpuStreamKernel.maxj

***CpuStreamCpuCode.c:**

```
#include <math.h>
#include <stdio.h>
#include <stdlib.h>

int main(void)
{
    const int size = 384;
    int sizeBytes = size * sizeof(int32_t);
    int32_t *x = malloc(sizeBytes);
    int32_t *y = malloc(sizeBytes);
    int32_t *s = malloc(sizeBytes);

    for(int i = 0; i < size; ++i) {
        x[i] = random() % 100;
        y[i] = random() % 100;
    }

    printf("Running on DFE.\n");
    int scalar = 3;
    CpuStream(scalar, size, x, y, s);

    for(int i = 0; i < size; ++i)
        if ( s[i] != x[i] + y[i] + scalar)
            return 1;

    printf("Done.\n");
    return 0;
}
```

***CpuStreamManager.maxj:**

```
public class CpuStreamManager {

    private static final String s_kernelName = "CpuStreamKernel";

    public static void main(String[] args) {
        CpuStreamEngineParameters params = new CpuStreamEngineParameters();
        Manager manager = new Manager(params);
        Kernel kernel = new CpuStreamKernel(manager.makeKernelParameters());
        manager.setKernel(kernel);
        manager.setIO(
            link("x", IODestination.CPU),
            link("y", IODestination.CPU),
            link("s", IODestination.CPU));

        manager.createSLICInterface(interfaceDefault());

        configBuild(manager, params);
        manager.build();
    }

    private static EngineInterface interfaceDefault() {
        EngineInterface engine_interface = new EngineInterface();
        CPUType type = CPUType.INT32;
        int size = type.sizeInBytes();

        InterfaceParam a = engine_interface.addParam("A", CPUType.INT32);
        InterfaceParam N = engine_interface.addParam("N", CPUType.INT32);

        engine_interface.setScalar(s_kernelName, "a", a);
        engine_interface.setTicks(s_kernelName, N);
        engine_interface.setStream("x", type, N * size);
        engine_interface.setStream("y", type, N * size);
        engine_interface.setStream("s", type, N * size);
        return engine_interface;
    }

    private static void configBuild(Manager manager, CpuStreamEngineParameters params) {
        manager.setEnableStreamStatusBlocks(false);
        BuildConfig buildConfig = manager.getBuildConfig();
        buildConfig.setMPPRCostTableSearchRange(params.getMPPRStartCost(), params.getMPPEndCost());
        buildConfig.setMPPRParallelism(params.getMPPRThreads());
        buildConfig.setMPPRRetryNearMissesThreshold(params.getMPPRRetryNearMissesThreshold());
    }
}
```

***CpuStreamKernel.maxj:**

```
class CpuStreamKernel extends Kernel {

    private static final SCSType type = scsInt(32);

    protected CpuStreamKernel(KernelParameters parameters) {
        super(parameters);
    }

    SCSVar x = io.input("x", type);
    SCSVar y = io.input("y", type);
    SCSVar a = io.scalarInput("a", type);

    SCSVar sum = x + y + a;
    io.output("s", sum, type);
}
```


CPU Code

Manager Code

Kernel Code



Simple Application Example




Host Code (.c)

```
int*x, *y;  
for (int i = 0; i < DATA_SIZE; i++)  
    y[i] = x[i] * x[i] + 30;
```

$$y_i = x_i \times x_i + 30$$



Development Process



Host Code (.c)

```
int*x, *y;
for (int i = 0; i < DATA_SIZE; i++)
    y[i] = x[i] * x[i] + 30;
    y, DATA_SIZE*4);
```

MyManager (.maxj)


```
Manager m = new Manager();
Kernel k =
    new MyKernel();

m.setKernel(k);
m.setIO(
    link("x", CPU),
    link("y", CPU));
m.build();
```

MyKernel (.maxj)

```
DFEVar x = io.input("x", dfInt(32));
DFEVar result = x * x + 30;
io.output("y", result, dfInt(32));
```

Development Process



Host Code (.c)

```
int*x, *y;
MyKernel( DATA_SIZE,
          x, DATA_SIZE*4);
```

MyManager (.maxj)

```
Manager m = new Manager();
Kernel k =
    new MyKernel();

m.setKernel(k);
m.setIO(
    link("x", CPU),
    link("y", DRAM_LINEAR1D));
m.build();
```


MyKernel (.maxj)

```
DFEVar x = io.input("x", dfInt(32));
DFEVar result = x * x + 30;
io.output("y", result, dfInt(32));
```

Data flow graph as generated by compiler


4866 nodes

Each node represents an operator in MaxJ code with area time parameters. Each line (edge) represents a DFEVar in MaxJ code.



Path Latency Reporting

- MaxCompiler gives detailed latency annotation back to the programmer



- Evaluate precise effect of code on latency

Resource Usage Reporting

- Allows you to see what lines of code are using what resources and focus optimization
 - Separate reports for each kernel and for the manager


LUTs	FFs	BRAMs	DSPs	:	MyKernel.java
727	871	1.0	2	:	resources used by this file
0.24%	0.15%	0.09%	0.10%	:	% of available
71.41%	61.82%	100.00%	100.00%	:	% of total used
94.29%	97.21%	100.00%	100.00%	:	% of user resources
:					
: public class MyKernel extends Kernel {					
: public MyKernel (KernelParameters parameters) {					
: super(parameters);					
1	31	0.0	0	:	DFEVar p = io.input("p", dfeFloat(8,24));
2	9	0.0	0	:	DFEVar q = io.input("q", dfeUInt(8));
				:	DFEVar offset = io.scalarInput("offset", dfeUInt(8));
8	8	0.0	0	:	DFEVar addr = offset + q;
18	40	1.0	0	:	DFEVar v = mem.romMapped("table", addr,
					dfeFloat(8,24), 256);
139	145	0.0	2	:	p = p * p;
401	541	0.0	0	:	p = p + v;
				:	io.output("r", p, dfeFloat(8,24));
				:	}
				:	}



Example Projects




Imaging Platform Example: Weather



1U CPU Node

Wall Clock Time: 2 hours



1U Dataflow Node


less than 2 minutes

Problem size: (Longitude) 13,600 Km x (Latitude) 3330 Km
Simulation of baroclinic instability after 500 time steps.




Acceleration of a Meteorological Limited Area Model with Dataflow Engines, D. Oriato,
S. Tilbury (Maxeler), M. Marrocu, G. Pusceddu (CRS4), SAAHPC Conference, May 2012.


Achieved Computational Speedup for the entire application (not just the kernel) compared to Intel server




RTM with Chevron
VTI 19x and TTI 25x




Sparse Matrix
20-40x




Seismic Trace Processing
24x



J.P.Morgan
Credit 32x and Rates 26x



Lattice Boltzman
Fluid Flow 30x



Conjugate Gradient Opt 26x

MaxAcademy



Maxeler UP

- University program has over 150 university members
- Membership is free
- Hardware can be bought with discount; software free
 - Low cost Galava DFE
- Possible to access via simulator and cloud
- Shared research among the members.



Maxeler University Program Members



STANFORD
UNIVERSITY



Universität Hamburg
DER FORSCHUNG | DER LEHRE | DER BILDUNG



FRIEDRICH-ALEXANDER
UNIVERSITÄT
ERLANGEN-NÜRNBERG



MAX-PLANCK-GESELLSCHAFT



UNIVERSITÄT
PADERBORN



香港中文大學
The Chinese University of Hong Kong



UNIVERSIDADE
DE LISBOA



Karlsruhe Institute of Technology

Manchester
Metropolitan
University



THE UNIVERSITY OF TOKYO



HERIOT
WATT
UNIVERSITY

Berkeley
UNIVERSITY OF CALIFORNIA



GOETHE
UNIVERSITÄT
FRANKFURT AM MAIN

University of Windsor
thinking forward

CHALMERS

University of Kragujevac



NUS
National University
of Singapore

UNIVERSITY
OF
OXFORD

LMU
LUDWIG-MAXIMILIANS-
UNIVERSITÄT MÜNCHEN

THE HONG KONG
POLYTECHNIC UNIVERSITY
香港理工大學



TECHNISCHE
UNIVERSITÄT
KAISERSLAUTERN



東北大学
TOHOKU UNIVERSITY

UIC
UNIVERSITY
OF ILLINOIS
AT CHICAGO

JAIST
JAPAN ADVANCED INSTITUTE OF
SCIENCE AND TECHNOLOGY
1990



Tsinghua University

The University of Manchester
Manchester
Business School

UiO : University of Oslo

TU Delft
Delft University of
Technology

Imperial College
London



The University of Hong Kong

UCL



UCLA

AGH UNIVERSITY OF SCIENCE
AND TECHNOLOGY



조선대학교
CHOSUN UNIVERSITY




Northeastern University

Technologies

Maxeler University Program Members

150 Universities on 5 continents.



Google®

appgallery.maxeler.com

Number of example applications with, in many cases, access to source and docs.

Screenshot of the Maxeler AppGallery website showing a grid of 24 application cards:

- Brain Network**: Shows a brain network graph with red connections. **Author:** Maxeler team. **Tags:** GPU, CPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Correlation**: Shows a formula for calculating correlation coefficient $r_{xy} = \frac{\sum x_i y_i - n\bar{x}\bar{y}}{\sqrt{n \sum x_i^2 - (\sum x_i)^2} \sqrt{n \sum y_i^2 - (\sum y_i)^2}}$. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- High-Speed Packet Capture**: Shows two images of network traffic. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Image Registration ROI Extraction**: Shows two images of a breast cancer screening. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Linear Regression**: Shows a scatter plot with a linear regression line. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Cloud Location**: Shows a map with colored circles representing cloud locations. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Reservoir Time Migration**: Shows a diagram of a reservoir with waves. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Sorter Wasserstein Demo**: Shows a diagram of a sorting process. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Low-latency HTTP WebServer**: Shows a diagram of a web server architecture. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- N-Body Simulation**: Shows a simulation of celestial bodies. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Dense Matrix Multiplication**: Shows a matrix multiplication diagram. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Fracal**: Shows a fractal image. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Fast Fourier Transform 1D**: Shows a diagram of a 1D FFT. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Fast Fourier Transform 2D**: Shows a diagram of a 2D FFT. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Motion Estimation**: Shows a diagram of motion estimation. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Hybrid Coin Miner**: Shows a gold coin with a logo. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Hedge option pricing**: Shows a graph of option price. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Regex**: Shows a diagram of a regular expression. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Monte Carlo**: Shows a diagram of Monte Carlo simulation. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Portfolio Optimization**: Shows a bell curve graph. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Portfolio**: Shows a gold coin with a logo. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Vol**: Shows a bell curve graph. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.
- Technologies**: Shows a diagram of a neural network. **Author:** Maxeler team. **Tags:** GPU, OF, US, TECH, GPU, WEB, SPLIT, S, SAPL, CAPI.

github.com/maxeler/maxpower

Open source project of kernel utilities and functional blocks.

The screenshot shows a GitHub repository page for the project `maxeler/maxpower`. The repository has 8 watches, 4 stars, and 1 fork. The master branch is selected. The commit history shows several commits from Stephen Girdlestone, addressing comments and implementing features like TillAcc, config files, and javadoc. The sidebar includes links for issues, pull requests, and a search bar.

Addressing Chris's comments about comments.

Author	Commit Message	Date
Stephen Girdlestone	Addressing Chris's comments about comments.	7 days ago
..		
blas/l3	Increase LSO threshold in TillAcc.	a month ago
hash	Use a config file for environment setup	3 months ago
kernel	Addressing Chris's comments about comments.	7 days ago
lmem	Framer and SuperFIFO in MaxPower	28 days ago
manager	Added more javadoc.	4 months ago
network/tcp/manyconn/framer	Framer and SuperFIFO in MaxPower	28 days ago
ops	Added more javadoc.	4 months ago
statemachine/collections	Remove outdated Javadoc.	5 months ago



Maxeler Developer Exchange (MDX)

Google group for Q&A amongst developers and Maxeler staff.

The screenshot shows a web browser window displaying the Maxeler Developer Exchange (MDX) website. The URL in the address bar is <https://www.maxeler.com/mymaxeler/mdx/>. The page features a blue header with the Maxeler Technologies logo, navigation links for Platforms, Products, Technology, and About Us, and a search bar. On the right side of the header is a 'MyMaxeler' link with a user icon and an email link for craig@maxeler.... The main content area has a large watermark reading "MAXELER DEVELOPER EXCHANGE". The text on the page describes the MDX as an online forum for technical exchange between developers working with Maxeler acceleration solutions. It also provides instructions for accessing MDX via a Google account or directly through a provided link.

Developer Exchange | Maxeler Technologies

https://www.maxeler.com/mymaxeler/mdx/

craig@maxeler....

MAXELER Technologies

Platforms Products Technology About Us

Search

MyMaxeler

Developer Exchange

Developer Exchange

The Maxeler Developer Exchange (MDX) is an on-line forum for the exchange of technical information, questions and answers between developers working with Maxeler acceleration solutions. Membership is open to MaxCompiler developers at Maxeler partners, clients and MAX-UP university program member universities.

You will need a Google account to access MDX.

If you are already logged into your Google account you can access MDX directly [here](#).

If you are not logged in, access MDX [here](#).

© Maxeler technologies | [Contact us](#) | [Follow us](#)

Questions ?

Break ?

