(i)	Prin	ted Pages : 2	Roll No	
	200		). Code: 6 6	6 9
1 0		Sem	1. Code: 9 0	6
d	Na	1 Zem	& Engg.) 2nd Semest	er
		No Assessment Connection	1045	
	DI		NICS AND LOGIC DESIG	GN
Tim	e Allo	wed: Three Hours]		Iarks: 50
Note	e :- 7 a	There are seven questions two questions ea	ions in all. Q. 1 is compulsor ch from Part A and Part B.	y. Attempt
1.	(a)	Differentiate between	en an analog and a digital sig	mal.
	(b)		nd saturation region of a bipola	
	(c)		operation of a transistor.	
	(d)	What are Karnaugh	h maps?	
	(e)	circuit.	en a combinational circuit and	
	(f)		? What are its applications	
	(g)		nt modes of operation of a si	
	(h)	· ·	een a half subtractor and a fu	II subtractor.
	(i)		transmission gate?	1×10=10
	(j)	Explain the working	ng of a parity generator.	1~10-10
	•		PART-A	
2.	proc	e a classification of the cess of the digital log igital ICs? Explain	e digital IC families: Explain gic families. What are the c them.	the evolution haracteristic 10
666		G-30054		[Turn ove
000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			

OF DANGE of Program to compare two files, printing the

- 3. Using a neat diagram, explain the working of a 2 input TTL NAM gate. Compare the TTL NAND gate with an emitter couple gate.
- Using a neat diagram, explain the working of a MOS transistor.
   Explain how it can be used as a gate. Differentiate it with the gates designed using the bipolar technology.

#### PART-B

- 5. Explain the working of a multiplexer. Differentiate it with the encoder. What are demultiplexers? How are they different to decoders? Explain. Also give some examples of the ICs of multiplexers and decoders.
- 6. What is a flip flop? Explain the use of clock in a flip flop. Using a neat diagram, explain the working of a J-K flip flop. 10
- 7. Write notes on:
  - (a) Ring counter
  - (b) Random Access memories.

5,5.

21/6/2016 Printed Pages: 2 Sub. Code: Questions : 7 i) Exam. Code: B.Engg. 1st Year (2nd Semester) 1046 (Computer Science and Engineering)-DIGITAL **ELECTRONICS AND LOGIC DESIGN** Paper-CS-203 [Maximum Marks: 50 Time Allowed: Three Hours Note: Attempt any five questions out of seven questions selecting two from each Part. Each question carries 10 marks. Question No. 1 is compulsory. It contains 10 questions of 1 mark each. What are the characteristics of a digital IC? (a) 1. Differentiate between TTL and a DTL gate. (b) What are SOP and POS implementations? (c) Differentiate between a half adder and a full adder. (d) Explain the working of a 8:1 encoder. (e) What is a flipflop? (f) What is a MOS device? (g) Differentiate between a counter and a register. (h) What are programmable logic devices? (i) 1×10=10 Give some applications of shift registers. (i) Turn over 6677/BIK-400 66 Q6. i) Explain the difference between structures and unto

ii) Explain different input and output functions in C. omnare two files, printing t

# PART-A

- 2. Explain the working of a three input TTL NAND gate. Company performance with a CMOS NAND gate. What are the different characteristics of a TTL gate?
- 3. (a) What is a half subtractor? Differentiate between a half subtractor and a full subtractor.
  - (b) What is a carry look ahead adder? Explain using a neat diagram. 5,5
- 4. Write notes on:
  - (a) CMOS transmission gate
  - (b) BCD to 7 segment decoder.

5,5

### PART-B

- 5. (a) What is a comparator? Give its types and explain them.
  - (b) Differentiate between a J-K flipflop and a R-S flipflop. What is the difference between a latch and a flipflop? 5,5
- 6. Differentiate between synchronous and asynchronous counters. Explain how these counters are designed. What are their types?

10

- 7. Write notes on:
  - (a) Multiplexer and a demultiplexer
  - (b) FPGA and its applications.

5,5

#### 1075

## B.E./B.E.M.B.A. (Computer Science and Engineering) Third Semester EC-316: Digital Electronics

Time allowed: 3 Hours Max. Marks: 50 NOTE: Attempt five questions in all, including Question No. 1 which is compulsory and selecting two questions from each Section. 1. (a) Perform the subtractions of following decimal numbers using 10's complement method: 5250-321, 753-864. (b) Represent the decimal number 6935 in BCD code, excess-3 code, and binary code. (c) Reduce the following Boolean expression to four literals: Y = BC + AC' + AB + BCD(d) Describe the specifications of A/D converter. (e) Determine the conversion time of a 10-bit counter type A/D converter for an input clock frequency of 1.2 MHz. (f) Describe how noise margin is used for comparing the characteristics of digital circuits. (g) Describing the Refreshing operation in Dynamic RAM cell. (h) Compare CMOS with other logic families based on rise time and fall time. (i) Explain the applications of open collector TTL. (j) Determine the resolution of a 10-bit A/D converter having a full scale analog input (10×1=10) voltage of 5V. Section-A 2. (a) With the use of maps, find the simplest form of the functions  $F_1=f$ . g and  $F_2=f+g$ , where f = wxy' + y'z + w'yz' + x'yz' and g = (w + x + y' + z')(x' + y' + z)(w' + y + y')(b) Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and z') generates an output binary number equal to raised to power three of the input binary (5) 3. (a) Design a combinational circuit that generates the 9's complement of a BCD number. (5) (b) Describe Dual-slope type A/D converter. Derive the expression for time taken by this (5) converter and compare it with other converters. (5) 4. (a) Construct a MOD-12 Ripple counter using J-K flip-flops. (b) Design a universal shift register having serial inputs, parallel inputs, and complement (5) facilities. Section -B 5. (a) Describe the working of CMOS NAND gate. What should be done with unused CMOS (5) gates? What are the precautions in handling CMOS devices? (b) Derive the PLA program table that squares a 3-bit number. Minimize the number of (5) (5) product terms. 6. (a) Describe Tristate logic and explain its applications. (5) (b) Explain the reading and writing operation in Bipolar RAM cell. 7. Describe the following:

b. Emitter coupled logic c. Interfacing of TTL and ECL

a. FPGA

(4, 3, 3)

Exam Code: 915 Sub. Code: 6836

B.E./B.E. MBA (Computer Science and Engineering) Third Semester EC-316: Digital Electronics (OLD)

Time allowed: 3 Hours

NOTE: Attempt five questions in all, including Question No. I which is compulsory and selecting atleast two questions from each Part.

QI. A	Answer in brief:	
(a)	When does a TTL circuit act as a current sink and source? Which are the fasters and the state of	(10)
(b)	Which are the fastest and the slowest logic family? Discuss the reasons.  What do you mean by hubbled On.	
(c)	What do you mean by bubble LOP	
0.000	a non gate can be used as an inverter?	
(-)	what is a parity bit? Discuss one application of it	
(1)	what do you mean by toggling?	
(11)	What is the main difference a gated latch & edge triggered flip-flop? What are buffer registers?	
(i) (j)	What do mean by the length of sequence and the pulse train generator?  What type of programs are not subject to change & in which memory the	y are stored?
	PART-A	
Q2.	Design a synchronous BCD/mod-10 counter using J-K flip flop?	(10)
Q3.	(a) How many gate inputs are required to realise the following expre	
	$f_1 = ABC + A\bar{B}CD + E\bar{F} + AD$	
	$f_2 = A(B+C+\overline{D})(\overline{B}+C+\overline{E})(A+\overline{B}+C+E)$	
	(b) Use Karnaugh map to find the minimum-cost SOP and POS e	xpressions for
	the function $f_1 = \overline{x_1} \overline{x_3} \overline{x_4} + x_3 \overline{x_4} + \overline{x_1} \overline{x_2} x_4 + x_1 \overline{x_2} \overline{x_3} x_4$ assuming that cares defined as $D = \sum (9,12,14)$ .	(3)
	(c) The message below coded in the 7-bit hamming code is transm	itted through a
	noisy channel. Decode the message assuming that at most a single err	or occurred in
	each code word 1001001, 0111001, 1110110, 0011011.	(2)
~1	It is a biff regritter? Discuss the data	transmission in
Q4.		(5)
sh	nift registers.  (b) In a 4-bit DAC, for a digital input of 0100 an output curre	nt of 10mA is
	(b) In a 4-bit DAC, for a digital input of 1011	(3)
	produced. What will be the output current for a digital input of 1011.	(~)
	(c) Use a 4×1 MUX to implement the logic function	(2)
	$F(A, B, C) = \sum m(1,2,4,7).$	(2)
	PART-B	
		(5)
Q5.	(a) Define the following terms-	***
	Fan-in	
	Fan-out	
	Noise Margin	
	Power Dissipation	
	Transmission gate	4
		is of propagation
	(b) Compare 11L. ECL, 1103, CMW) noise margin, fan-in, fan-o	ut (5)
de	(b) Compare TTL, ECL, MOS, CMOS, TTE logic lamber of the lay (ns), power dissipation per gate (mW), noise margin, fan-in, fan-or	
	Give the general structure of PLA and PAL. Differentiate between P	ROM, PLA, PA
Q6.	Give the general one	(10)
*/ 199	logic devices.  (a) Discuss the applications of CPLD's and FPGA.  (b) Discuss the applications of CPLD's and FPGA.  (a) Discuss the applications of CPLD's and FPGA.	
Q7.	(a) Discuss the applications of CPLD's and FPGA.  (b) Draw the circuit diagram for two input TTL NAND gate	along with 1/9
	characteristics.	

(i)	Prin	ted Pages : 2	Roll No	
	200		). Code: 6 6	6 9
1 0		Sem	1. Code: 9 0	6
d	Na	1 Zem	& Engg.) 2nd Semest	er
		No Assessment Connection	1045	
	DI		NICS AND LOGIC DESIG	GN
Tim	e Allo	wed: Three Hours]		Iarks: 50
Note	e :- 7 a	There are seven questions two questions ea	ions in all. Q. 1 is compulsor ch from Part A and Part B.	y. Attempt
1.	(a)	Differentiate between	en an analog and a digital sig	mal.
	(b)		nd saturation region of a bipola	
	(c)		operation of a transistor.	
	(d)	What are Karnaugh	h maps?	
	(e)	circuit.	en a combinational circuit and	
	(f)		? What are its applications	
	(g)		nt modes of operation of a si	
	(h)	· ·	een a half subtractor and a fu	II subtractor.
	(i)		transmission gate?	1×10=10
	(j)	Explain the working	ng of a parity generator.	1~10-10
	•		PART-A	
2.	proc	e a classification of the cess of the digital log igital ICs? Explain	e digital IC families: Explain gic families. What are the c them.	the evolution haracteristic 10
666		G-30054		[Turn ove
000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			

OF DANGE of Program to compare two files, printing the

- 3. Using a neat diagram, explain the working of a 2 input TTL NAM gate. Compare the TTL NAND gate with an emitter couple gate.
- Using a neat diagram, explain the working of a MOS transistor.
   Explain how it can be used as a gate. Differentiate it with the gates designed using the bipolar technology.

#### PART-B

- 5. Explain the working of a multiplexer. Differentiate it with the encoder. What are demultiplexers? How are they different to decoders? Explain. Also give some examples of the ICs of multiplexers and decoders.
- 6. What is a flip flop? Explain the use of clock in a flip flop. Using a neat diagram, explain the working of a J-K flip flop. 10
- 7. Write notes on:
  - (a) Ring counter
  - (b) Random Access memories.

5,5.

21/6/2016 Printed Pages: 2 Sub. Code: Questions : 7 i) Exam. Code: B.Engg. 1st Year (2nd Semester) 1046 (Computer Science and Engineering)-DIGITAL **ELECTRONICS AND LOGIC DESIGN** Paper-CS-203 [Maximum Marks: 50 Time Allowed: Three Hours Note: Attempt any five questions out of seven questions selecting two from each Part. Each question carries 10 marks. Question No. 1 is compulsory. It contains 10 questions of 1 mark each. What are the characteristics of a digital IC? (a) 1. Differentiate between TTL and a DTL gate. (b) What are SOP and POS implementations? (c) Differentiate between a half adder and a full adder. (d) Explain the working of a 8:1 encoder. (e) What is a flipflop? (f) What is a MOS device? (g) Differentiate between a counter and a register. (h) What are programmable logic devices? (i) 1×10=10 Give some applications of shift registers. (i) Turn over 6677/BIK-400 66 Q6. i) Explain the difference between structures and unto

ii) Explain different input and output functions in C. omnare two files, printing t

# PART-A

- 2. Explain the working of a three input TTL NAND gate. Company performance with a CMOS NAND gate. What are the different characteristics of a TTL gate?
- 3. (a) What is a half subtractor? Differentiate between a half subtractor and a full subtractor.
  - (b) What is a carry look ahead adder? Explain using a neat diagram. 5,5
- 4. Write notes on:
  - (a) CMOS transmission gate
  - (b) BCD to 7 segment decoder.

5,5

### PART-B

- 5. (a) What is a comparator? Give its types and explain them.
  - (b) Differentiate between a J-K flipflop and a R-S flipflop. What is the difference between a latch and a flipflop? 5,5
- 6. Differentiate between synchronous and asynchronous counters. Explain how these counters are designed. What are their types?

10

- 7. Write notes on:
  - (a) Multiplexer and a demultiplexer
  - (b) FPGA and its applications.

5,5

#### 1075

## B.E./B.E.M.B.A. (Computer Science and Engineering) Third Semester EC-316: Digital Electronics

Time allowed: 3 Hours Max. Marks: 50 NOTE: Attempt five questions in all, including Question No. 1 which is compulsory and selecting two questions from each Section. 1. (a) Perform the subtractions of following decimal numbers using 10's complement method: 5250-321, 753-864. (b) Represent the decimal number 6935 in BCD code, excess-3 code, and binary code. (c) Reduce the following Boolean expression to four literals: Y = BC + AC' + AB + BCD(d) Describe the specifications of A/D converter. (e) Determine the conversion time of a 10-bit counter type A/D converter for an input clock frequency of 1.2 MHz. (f) Describe how noise margin is used for comparing the characteristics of digital circuits. (g) Describing the Refreshing operation in Dynamic RAM cell. (h) Compare CMOS with other logic families based on rise time and fall time. (i) Explain the applications of open collector TTL. (j) Determine the resolution of a 10-bit A/D converter having a full scale analog input (10×1=10) voltage of 5V. Section-A 2. (a) With the use of maps, find the simplest form of the functions  $F_1=f$ . g and  $F_2=f+g$ , where f = wxy' + y'z + w'yz' + x'yz' and g = (w + x + y' + z')(x' + y' + z)(w' + y + y')(b) Design a combinational circuit using a ROM. The circuit accepts a 3-bit number and z') generates an output binary number equal to raised to power three of the input binary (5) 3. (a) Design a combinational circuit that generates the 9's complement of a BCD number. (5) (b) Describe Dual-slope type A/D converter. Derive the expression for time taken by this (5) converter and compare it with other converters. (5) 4. (a) Construct a MOD-12 Ripple counter using J-K flip-flops. (b) Design a universal shift register having serial inputs, parallel inputs, and complement (5) facilities. Section -B 5. (a) Describe the working of CMOS NAND gate. What should be done with unused CMOS (5) gates? What are the precautions in handling CMOS devices? (b) Derive the PLA program table that squares a 3-bit number. Minimize the number of (5) (5) product terms. 6. (a) Describe Tristate logic and explain its applications. (5) (b) Explain the reading and writing operation in Bipolar RAM cell. 7. Describe the following:

b. Emitter coupled logic c. Interfacing of TTL and ECL

a. FPGA

(4, 3, 3)

Exam Code: 915 Sub. Code: 6836

B.E./B.E. MBA (Computer Science and Engineering) Third Semester EC-316: Digital Electronics (OLD)

Time allowed: 3 Hours

NOTE: Attempt five questions in all, including Question No. I which is compulsory and selecting atleast two questions from each Part.

QI. A	Answer in brief:	
(a)	When does a TTL circuit act as a current sink and source? Which are the fasters and the state of	(10)
(b)	Which are the fastest and the slowest logic family? Discuss the reasons.  What do you mean by hubbled On.	
(c)	What do you mean by bubble LOP	
0.000	a non gate can be used as an inverter?	
(-)	what is a parity bit? Discuss one application of it	
(1)	what do you mean by toggling?	
(11)	What is the main difference a gated latch & edge triggered flip-flop? What are buffer registers?	
(i) (j)	What do mean by the length of sequence and the pulse train generator?  What type of programs are not subject to change & in which memory the	y are stored?
	PART-A	
Q2.	Design a synchronous BCD/mod-10 counter using J-K flip flop?	(10)
Q3.	(a) How many gate inputs are required to realise the following expre	
	$f_1 = ABC + A\bar{B}CD + E\bar{F} + AD$	
	$f_2 = A(B+C+\overline{D})(\overline{B}+C+\overline{E})(A+\overline{B}+C+E)$	
	(b) Use Karnaugh map to find the minimum-cost SOP and POS e	xpressions for
	the function $f_1 = \overline{x_1} \overline{x_3} \overline{x_4} + x_3 \overline{x_4} + \overline{x_1} \overline{x_2} x_4 + x_1 \overline{x_2} \overline{x_3} x_4$ assuming that cares defined as $D = \sum (9,12,14)$ .	(3)
	(c) The message below coded in the 7-bit hamming code is transm	itted through a
	noisy channel. Decode the message assuming that at most a single err	or occurred in
	each code word 1001001, 0111001, 1110110, 0011011.	(2)
~1	It is a biff regritter? Discuss the data	transmission in
Q4.		(5)
sh	nift registers.  (b) In a 4-bit DAC, for a digital input of 0100 an output curre	nt of 10mA is
	(b) In a 4-bit DAC, for a digital input of 1011	(3)
	produced. What will be the output current for a digital input of 1011.	(~)
	(c) Use a 4×1 MUX to implement the logic function	(2)
	$F(A, B, C) = \sum m(1,2,4,7).$	(2)
	PART-B	
		(5)
Q5.	(a) Define the following terms-	***
	Fan-in	
	Fan-out	
	Noise Margin	
	Power Dissipation	
	Transmission gate	4
		is of propagation
	(b) Compare 11L. ECL, 1103, CMW) noise margin, fan-in, fan-o	ut (5)
de	(b) Compare TTL, ECL, MOS, CMOS, TTE logic lamber of the lay (ns), power dissipation per gate (mW), noise margin, fan-in, fan-or	
	Give the general structure of PLA and PAL. Differentiate between P	ROM, PLA, PA
Q6.	Give the general one	(10)
*/ 199	logic devices.  (a) Discuss the applications of CPLD's and FPGA.  (b) Discuss the applications of CPLD's and FPGA.  (a) Discuss the applications of CPLD's and FPGA.	
Q7.	(a) Discuss the applications of CPLD's and FPGA.  (b) Draw the circuit diagram for two input TTL NAND gate	along with 1/9
	characteristics.	