

Εθνικό Μετσόβιο Πολυτεχνείο Σχολή Ηλεκτρολόγων Μηχανικών και Μηχανικών Υπολογιστών

Εξάμηνο: 8° <u>Ακ.</u> Έτος: 2024- 2025

«Ψηφιακά Συστήματα VLSI»

Χαράλαμπος Παπαδόπουλος (ΑΜ: 03120199) Νικόλαος Παπακωνσταντόπουλος (ΑΜ: 03120069)

Ομάδα: 45

BCD Parallel Adder


Ζητούμενο αυτής της άσκησης ήταν η υλοποίηση ενός BCD Parallel Adder 4 ψηφίων, ο οποίος παίρνει 2 Binary Coded Decimal αριθμούς των 4 ψηφίων (δηλαδή από 0 έως 9999) και τους αθροίζει κάνοντας διόρθωση στην έξοδο μέσω του c_{out} .

Η άσκηση ακολούθησε μία bottom up λογική, δηλαδή σε κάθε ερώτημα μας ζητούταν να σχεδιάσουμε ένα κύκλωμα το οποίο θα χρησιμοποιούταν ως δομική μονάδα σε ένα πιο περίπλοκο κύκλωμα μέσω structural αρχιτεκτονικής.

Παρατίθενται οι κώδικες κάθε υποερωτήματος, μαζί με τα αντίστοιχα RTL, testbench και critical paths.

i) Half Adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity half_adder is
  Port (
        A, B : in std_logic;
        sum, cout : out std_logic
        );
end half_adder;
architecture dataflow of half_adder is
begin
        sum <= A XOR B;
        cout <= A AND B;
end dataflow;</pre>
```



```
entity half_adder_tb is
 end half_adder_tb;
 architecture test of half_adder_tb is
     component half_adder
         Port (
                  A, B : in std logic;
                  sum, cout : out std logic
              );
      end component;
      signal A, B : std logic;
      signal sum, cout : std logic;
begin
     uut: half adder
         port map (
              A => A
              B \Rightarrow B_{\prime}
              sum => sum,
              cout => cout
         );
     process
     begin
         A <= '0'; B <= '0'; wait for 10 ns;
         A <= '0'; B <= '1'; wait for 10 ns;
         A <= '1'; B <= '0'; wait for 10 ns;
         A <= '1'; B <= '1'; wait for 10 ns;
     wait;
     end process;
 end test;
                                                   0.000 ns
  Name
                                     Value
                                                               20.000 ns
                                                                            40.000 ns
                                                                ____
   l A
                                    0
   ₩в
                                    0
   l₀ sum
                                   0
                                    0
   d cout
            A_IBUF_inst
                                                                cout_OBUF_inst
                                        cout_OBUF_inst_i_1
                                          10
                                                 0
                                                                                         cout
            IBUF
                                                                OBUF
                                             LUT2
            B IBUF inst
                                                                sum_OBUF_inst
                                         sum OBUF inst i 1
                                                                    0
            IBUF
                                                                OBUF
                                           11
                                             LUT2
, 🛑 🔄 🗞 🔟 🌑 Unconstrained Paths - NONE - NONE - Setup
```

library IEEE;

Path 1


use IEEE.STD_LOGIC_1164.ALL;

me Slack ^1 Levels Routes High Fanout From To Total Delay Logic Delay Net Delay Requirement Source Clock Destination Clock Exception

ii) Full adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity full_adder is
  Port (
       A, B, cin : in std_logic;
       sum, cout : out std_logic
       );
end full adder;
architecture structural of full_adder is
  component half_adder
    Port (
                    : in std logic;
         sum, cout : out std logic
  end component;
  signal sum1, c1, c2 : std_logic;
begin
  HA1: half adder
       port map (
           A => A
               => B,
            sum => sum1,
            cout => c1
        );
  HA2: half adder
       port map (
                    => sum1,
           A
                    => cin,
            В
                    => sum,
            sum
                   => c2
            cout
        );
  cout <= c1 OR c2;
```


end structural;



```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
```

```
entity full_adder_tb is
end full_adder_tb;
architecture testbench of full_adder_tb is
  component full_adder
    Port (
          A, B, cin : in std_logic;
          sum, cout : out std_logic
         );
  end component;
  signal A, B, cin : std logic := '0';
  signal sum, cout : std logic;
begin
  uut: full adder
        port map (
            A => A
                => B,
            cin => cin,
            sum => sum,
            cout => cout
        );
  process
  begin
        A \le '0'; B \le '0'; Cin \le '0'; wait for 10 ns;
        A \le '0'; B \le '0'; Cin \le '1'; wait for 10 ns;
        A \le '0'; B \le '1'; Cin \le '0'; wait for 10 ns;
        A \le '0'; B \le '1'; Cin \le '1'; wait for 10 ns;
        A \le '1'; B \le '0'; Cin \le '0'; wait for 10 ns;
        A \le '1'; B \le '0'; Cin \le '1'; wait for 10 ns;
        A \le '1'; B \le '1'; Cin \le '0'; wait for 10 ns;
        A <= '1'; B <= '1'; Cin <= '1'; wait for 10 ns;
  wait;
  end process;
end testbench;
```






Critical Path: $A \rightarrow sum 5.377 ns$ (ίσο με πριν, από είσοδο ως sum)


iii) Parallel Adder

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity parallel adder is
    Port (
                    : in std_logic_vector(4-1 downto 0);
: in std_logic;
        A, B
        cin
                    : out std_logic_vector(4-1 downto 0);
        Sum
                    : out std_logic
        cout
    );
end parallel_adder;
architecture structural of parallel adder is
    component full_adder is
        Port (
            A, B, cin : in std_logic;
            sum, cout : out std_logic
        );
    end component;
    signal c1, c2, c3 : std_logic;
begin
    FA1: full adder
            port map (
                A => A(0),
                     => B(0),
                cin => cin,
                cout => c1,
                sum => sum(0)
            );
    FA2: full adder
            port map (
                     => A(1),
                Α
                    => B(1),
                В
                cin => c1,
                cout => c2,
                sum => sum(1)
            );
```

```
FA3: full adder
              port map (
                       => A(2),
                  A
                  В
                       => B(2),
                  cin => c2,
                  cout => c3,
                  sum => sum(2)
              );
     FA4: full adder
              port map (
                       => A(3),
                  Α
                       => B(3),
                  cin => c3,
                  cout => cout,
                  sum => sum(3)
              );
end structural;
                       FA1
                            cout
A[3:0]
                   В
                            sum
B[3:0]
                  cin
  cin
                     full_adder
                                                     FA2
                                                   +
                                                          cout
                                                 В
                                                          sum
                                                                  sum[3:0]
                                                cin
                       FA3
                                                   full_adder
                     Ŧ
                            cout
                   В
                            sum
                                                     FA4
                  cin
                                                   ±
                                                          cout
                     full_adder
                                                 В
                                                cin
                                                    full_adder
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity parallel_adder_tb is
end parallel_adder_tb;
architecture testbench of parallel adder tb is
    component parallel adder
        Port (
             A, B : in std_logic_vector(3 downto 0);
             cin : in std logic;
             sum : out std_logic_vector(3 downto 0);
             cout : out std_logic
        );
    end component;
    signal A, B : std logic vector(3 downto 0);
    signal cin : std_logic;
                : std_logic_vector(3 downto 0);
    signal sum
    signal cout : std_logic;
```

```
begin
    uut: parallel adder
       port map (
           A => A
               => B,
            В
           cin => cin,
            sum => sum,
            cout => cout
       );
    process
   begin
       A <= "0000"; B <= "0000"; cin <= '0'; wait for 10 ns;
                                                                -- 0 + 0
       A <= "0001"; B <= "0001"; cin <= '0'; wait for 10 ns;
       A <= "0010"; B <= "0011"; cin <= '0'; wait for 10 ns;
                                                                --2+3
       A <= "0110"; B <= "0010"; cin <= '1'; wait for 10 ns;
                                                                -- 6 + 2 + 1
       A <= "1010"; B <= "0101"; cin <= '0'; wait for 10 ns;
                                                                --10 + 5
       A <= "1111"; B <= "1111"; cin <= '0'; wait for 10 ns;
                                                                -- 15 + 15
       A <= "1111"; B <= "1111"; cin <= '1'; wait for 10 ns;
                                                                -- 15 + 15 + 1
       wait;
    end process;
end testbench;
```






Q — 🖼 🦠 M 💿 Unconstrained Paths - NONE - Setup												
Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destina
Դ Path 1	00	4	5	3	B[0]	cout	5.970	3.904	2.066	∞	input port clock	

Critical Path: $B \rightarrow c_{out}$ 5.970 ns

iv) BCD Full Adder

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity BCD_full_adder is
                  : in std_logic_vector(4-1 downto 0);
: in std_logic;
    Port (
       А, В
        cin
                   : out std logic vector(4-1 downto 0);
                : inout std logic
        c3, cn
    );
end BCD full adder;
architecture structural of BCD_full_adder is
    signal sum1, B1 : std_logic_vector(3 downto 0);
    signal cn_int : std_logic;
    signal or input : std logic vector(2 downto 0);
    component parallel_adder is
        Port (
           A, B
                      : in std_logic_vector(4-1 downto 0);
           cin
                       : in std_logic;
                       : out std_logic_vector(4-1 downto 0);
                       : out std logic
        );
    end component;
begin
    PA1: parallel adder
            port map(
               A => A
                   => B,
               В
               sum => sum1,
               cin => cin,
                cout => c3
            );
    B1 <= ('0' & cn int & cn int & '0'); -- second input of second PA
    PA2: parallel adder
            port map (
               A => sum1,
                   => B1,
               sum => sum,
                cin => '0'
            );
     cn int \leq (c3 OR (sum1(3) AND sum1(2))OR (sum1(3) and sum1(1)));
     cn <= cn int;
end structural;
```




```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity BCD_full_adder_tb is
end BCD_full_adder_tb;
architecture test of BCD full adder tb is
    component BCD full adder
        Port (
            A, B : in std logic vector(3 downto 0);
            cin : in std logic;
            sum : out std logic vector(3 downto 0);
            c3, cn: inout std logic
        );
    end component;
    signal A, B, sum : std_logic_vector(3 downto 0);
    signal cin, c3, cn : std_logic;
begin
    uut: BCD_full_adder
        port map (
           A => A
            B => B,
            cin => cin,
            sum => sum,
            c3 => c3,
            cn => cn
        );
    process
    begin
           <= "0101"; -- 5
       A
          <= "0011"; -- 3
        В
        cin <= '0';
        wait for 10 ns;
        A <= "0111"; -- 7
B <= "1001"; -- 9
        cin <= '0';
        wait for 10 ns;
        A <= "1000"; -- 8
```


```
B <= "0101"; -- 5
cin <= '0';
wait for 10 ns;

A <= "1001"; -- 9
B <= "1001"; -- 9
cin <= '1';
wait for 10 ns;

wait;
end process;</pre>
```

end test;







Critical Path: $B \rightarrow sum 7.717 ns$

v) BCD Parallel Adder


```
: out std_logic_vector(4-1 downto 0);
       S0
       S1
                : out std_logic_vector(4-1 downto 0);
                : out std_logic_vector(4-1 downto 0);
                 : out std_logic_vector(4-1 downto 0);
             : inout std logic
       cout
   );
end BCD parallel adder;
architecture Behavioral of BCD parallel adder is
   signal cout 0, cout 1, cout 2 : std logic;
   component BCD full adder is
       Port (
                     : in std logic_vector(4-1 downto 0);
          A, B
           cin
                     : in std logic;
                    : out std logic_vector(4-1 downto 0);
           c3, cn : inout std logic
       );
   end component;
begin
   BCD_FA1: BCD_full_adder
       port map (
          A => A0
              => B0,
          В
          sum => S0,
          cin => cin,
           cn => cout 0
       );
   BCD FA2: BCD full_adder
       port map(
         A => A1,
          В
               => B1,
          sum => S1,
          cin => cout 0,
          cn => cout 1
       );
   BCD FA3: BCD full_adder
       port map (
          A => A2,
B => B2,
          sum => S2,
cin => cout_1,
           cn => cout 2
       );
   BCD FA4: BCD full adder
       port map (
          A => A3,
          В
              => B3,
          sum => S3,
          cin => cout_2,
           cn => cout
       );
```

end Behavioral;

```
æ
                           A[3:0]
                                      cn
 A0[3:0]
                          B[3:0]
                                      c3 n/c
 B0[3:0]
                                                                                  S0
                                      sum[3:0]
                            cin
    cin
                              BCD full adder
                               BCD FA2
                               +
                                      cn
 A1[3:0]
                          B[3:0]
                                      sum[3:0]
 B1[3:0]
                                                                                  S1
                            cin
                              BCD_full_adder
                                                                   BCD FA4
                                                              A[3:0]
                                                                         cn
 A3[3:0]
                                                                                     > co
                                                              B[3:0]
                                                                         sum[3:0]
                               BCD_FA3
                                                                                   > 53
                                                                cin
                                                                  BCD_full_adder
 A2[3:0]
                          B[3:0]
                                      sum[3:0]
 B2[3:0]
                                                                                  52
                              BCD_full_adder
 B3[3:0]
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
use IEEE.STD LOGIC UNSIGNED;
entity BCD parallel adder tb is
end BCD parallel adder tb;
architecture test of BCD parallel adder tb is
    component BCD parallel adder is
         Port (
                                    std_logic_vector(4-1 downto 0);
             A0, B0
                             : in
                                    std_logic_vector(4-1 downto 0);
             A1, B1
                             : in
             A2, B2
                             : in std_logic_vector(4-1 downto 0);
             A3, B3
                             : in std_logic_vector(4-1 downto 0);
                           : in std_logic;
             cin
             S0
                          : out std_logic_vector(4-1 downto 0);
             S1
                          : out std_logic_vector(4-1 downto 0);
             S2
                          : out std_logic_vector(4-1 downto 0);
             s3
                          : out std_logic_vector(4-1 downto 0);
                       : inout std logic
             cout
         );
    end component;
    signal A0, B0, A1, B1, A2, B2, A3, B3, S0, S1, S2, S3 : std logic vector (4-1
downto 0);
    signal cin, cout : std logic;
begin
    uut: BCD parallel adder
         port map (
             ΑO
                   => A0,
             вО
                   => B0,
             Α1
                   => A1,
             В1
                   => B1,
             Α2
                   => A2
             В2
                   => B2,
             ΑЗ
                   => A3,
             вЗ
                   => B3,
```

RCD LAT

```
cin => cin,
            so => so,
            S1
               => S1,
               => S2,
           S2
           S3
               => S3,
           cout => cout
        );
   process
        type test array is array(0 to 2) of integer range 0 to 15;
        constant tests : test array := (
           0, 5, 9
        );
   begin
        for i in 0 to 2 loop
            for x in 0 to 2 loop
                for y in 0 to 2 loop
                            B3 <= std logic vector(to unsigned(tests(i), 4));
                            B2 <= std_logic_vector(to unsigned(tests(i), 4));
                            B1 <= std logic vector(to unsigned(tests(i), 4));
                            B0 <= std_logic_vector(to unsigned(tests(i), 4));
                            A3 <= std_logic_vector(to_unsigned(tests(x), 4));
                            A2 <= std logic vector(to unsigned(tests(x), 4));
                            A1 <= std_logic_vector(to_unsigned(tests(y), 4));
                            A0 <= std_logic_vector(to_unsigned(tests(y), 4));
                            cin <= '0';
                            wait for 10 ns;
                            cin <= '1';
                            wait for 10 ns;
                end loop;
            end loop;
        end loop;
        wait;
    end process;
end test;
```



Critical Path: $B0 \rightarrow S3$ 11.262ns