# Why and how SoC (FPGA) components communicate?


Introduction to AXI protocol
DVLSI 2025

Ilias Papalamprou – ipapalambrou@microlab.ntua.gr

## What is SoC-FPGA?


A **complex IC** that integrates digital, analog, radio frequency components (i.e. processor, hardware accelerators, ADCs/DACs, memory, interfaces and interconnection, peripherals etc.) **all in a single chip** 

- Lower communication overhead
- Improved size, power consumption
- Efficient HW/SW co-processing
- Increased productivity



#### What is SoC-FPGA?

A **complex IC** that integrates digital, analog, radio frequency components (i.e. processor, hardware accelerators, ADCs/DACs, memory, interfaces and interconnection, peripherals etc.) **all in a single chip** 




# How the SoC components communicate?

- A bus is a communication system that transfers data between components like:
  - · CPU, RAM, Storage Devices, GPU, etc.
- Are needed to ensure "correct" communication
- Otherwise it would lead to unwanted interruption

#### ★ Solution for SoCs:


Advanced eXtensible Interface - AXI



Different AXI variants are available:

- AXI4-Full
- AXI4-Lite ("Simple" memory map)
- AXI4-Stream (Unlimited data)

Protocol variant is selected based on design requirements



Microlab, NTUA

Document number

Document quality

Document version

Date of issue

Document confidentiality

ARM IHI 0022

Non-confidential

September 2023

EAC


Issue K


#### **Master – Slave Handshake:**

TREADY & TVALID: Transaction Initiates

#### AXI4-Lite Channels:

- Global Signal (Reset, Clock)Read Address Channel
- Read Data Channel
- Write Address Channel
- Write Data Channel
- Write Response Channel







https://www.logic-fruit.com/blog/digital-interfaces/axi-full-axi-lite-interfaces/#:~:text=Five%20channels%20make%20up%20the,Write%20Address %2C%20and%20Write%20Address.&text=Each%20transaction%20burst%20length%20is,width%20as%20the%20data%20bus.

#### **Read operation:**

- Master sends read request
- Slave then transmits the data to the master


Figure: AXI4-Lite Read Timing Diagram






#### Write operation:

- Master sends write request
- Master writes the data to the slave
- Slave informs master if the transfer was successful





**Vivado & Vitis Workflow** 

# AXI4-Lite peripheral in practice...


#### **Vivado:**


- Create and package new IP
- Generate the AXI4-Lite VHDL template
- Add user logic in the VHDL template
- Package IP
- Create block design & add custom IP

#### Vitis:

- Host Application (bare metal on ARM)
- Xil\_In32(...), Xil\_Out32(...) functions for writing/reading data to/from AXI4-Lite custom IP.

#### **Step 1: Create new AXI IP**






AXI4-Lite IP configuration (e..g., number of registers)

**Note:** Set project language to VHDL to generate VHDL sources

#### **Step 2: Modify the generated VHDL**







In this generated VHDL file from Vivado, you add your custom logic and make the appropriate changes to connect them with AXI-4 Lite Registers...

#### Step 3: Package IP & Integration in Block Design (BD)










Add in the BD the ZYNQ Processing system & the custom IP

#### Step 4: Validate BD, HDL Wrapper, Bitstream




#### Step 5: Export .xsa (hardware) & Launch Vitis







After exporting the .xsa file, the Vivado part is complete



# Vitis Workflow


#### **Step 6: Application Project**






#### Vitis Workflow


#### **Step 6: Generate Application Project**






#### Vitis Workflow

#### Step 7: Build Project and Program Zybo – JTAG mode



# Backup Slides

#### Advanced Debugging: Integrated Logic Analyzer (ILA)





**ILA** is a way to capture and monitor live signals on the design running on the FPGA.

Results from ILA are viewed in the *Hardware Manager* (in Vivado)

Setup is required for correct trigger (*Hint: What is the basic handshake rule in AXI?*)

### References / Useful links

- https://docs.amd.com/r/en-US/ug1165-zynq-embedded-design-tutorial/Example-11-Creating-Peripheral-IP
- https://docs.amd.com/r/en-US/ug1165-zynq-embedded-design-tutorial/Configuring-the-Zynq-7000-Processing-System-with-Presets-in-Vivado
- https://docs.amd.com/r/en-US/oslib\_rm/Register-IO-interfacing-APIs

 https://www.xilinx.com/support/documents/sw manuals/xilinx2022 1/ug995-viv ado-ip-subsystems-tutorial.pdf