



National Technical University of Athens

Microprocessors and Digital Systems Laboratory

Why and how SoC (FPGA) components communicate ?

Introduction to AXI protocol


DVLSI 2025

Ilias Papalambrou – ipapalambrou@microlab.ntua.gr

What is SoC-FPGA ?


A **complex IC** that integrates digital, analog, radio frequency components (i.e. processor, hardware accelerators, ADCs/DACs, memory, interfaces and interconnection, peripherals etc.) **all in a single chip**

- Lower communication overhead
- Improved size, power consumption
- Efficient HW/SW co-processing
- Increased productivity




What is SoC-FPGA ?

A **complex IC** that integrates digital, analog, radio frequency components (i.e. processor, hardware accelerators, ADCs/DACs, memory, interfaces and interconnection, peripherals etc.) **all in a single chip**



https://commons.wikimedia.org/wiki/File:Xilinx_Zynq-7000_AP_SoC.jpg
<https://diligent.com/reference/programmable-logic/zybo-z7/reference-manual>




How the SoC components communicate ?

- A bus is a communication system that transfers data between components like:
 - CPU, RAM, Storage Devices, GPU, etc.
- Are needed to ensure “correct” communication
- Otherwise it would lead to unwanted interruption

★ Solution for SoCs:

Advanced eXtensible Interface - AXI



AXI Protocol

Different AXI variants are available:

- AXI4-Full
- **AXI4-Lite** ("Simple" memory map)
- **AXI4-Stream** (Unlimited data)

Protocol variant is selected based on design requirements

Global Signals	Write Address	Write Data	Write Return	Read Address	Read Return
ACLK ARESETN	AWVALID AWREADY	WVALID WREADY	BVALID BREADY	ARVALID ARREADY	RVALID RREADY
	AWADDR AWPROT	WDATA WSTRB	BRESP	ARADDR ARPROT	RRESP RDATA
	AWID AWLEN AWSIZE AWBURST AWSTRTYPE AWUSER	WLAST	BID	ARID ARLEN ARSIZE ARBURST ARSTRTYPE ARUSER	RID RLAST
	AWUSER				
	AWUSER				
	AWUSER				

A22.1 Read request channel

The read request channel carries all the required address and control information for transactions that use the read channels. Signals on this channel have the prefix **AR**.

Table A24.4: Read request channel signals

Name	Width	Source	Description
ARVALID	1	Manager	Valid indicator
ARREADY	1	Subordinate	Ready indicator
ARID	ID_R_WIDTH	Manager	Transaction identifier for the read channels
ARADDR	ADDR_WIDTH	Manager	Transaction address
ARREGION	4	Manager	Region identifier
ARLEN	8	Manager	Transaction length
ARSSIZE	3	Manager	Transaction size
ARBURST	2	Manager	Burst attribute
ARLOCK	1	Manager	Exclusive access indicator
ARCACHE	4	Manager	Memory attributes
ARPROT	3	Manager	Access attributes
ARNSE	1	Manager	Non-secure extension bit for RME
ARQOS	4	Manager	QoS identifier
ARUSER	USER_REQ_WIDTH	Manager	User-defined extension to a request
ARDOMAIN	2	Manager	Shareability domain of a request
ARNSNOOP	ARNSNOOP_WIDTH	Manager	Read request opcode
ARTRACE	1	Manager	Trace signal
ARLOOP	LOOP_R_WIDTH	Manager	Loopback signals on the read channels
ARMUVALID	1	Manager	MMU signal qualifier
ARMUSECSID	SECSID_WIDTH	Manager	Secure Stream ID
ARMUSID	SID_WIDTH	Manager	StreamID
ARMUSSIDV	1	Manager	SubstreamID valid
ARMUSSID	SSID_WIDTH	Manager	SubstreamID
ARMUATST	1	Manager	Address translated indicator
ARMUFLOW	2	Manager	SMMU flow type



AMBA® AXI Protocol
Specification

Document number	ARM IHI 0022
Document quality	EAC
Document version	Issue K
Document confidentiality	Non-confidential
Date of issue	September 2023


Copyright © 2003-2023 Arm Limited or its affiliates. All rights reserved.

Continued on next page

AXI Protocol


Master – Slave Handshake:

- *TREADY* & *TVALID*: Transaction Initiates



AXI4-Lite Channels:

- Global Signal (Reset, Clock)
- Read Address Channel
- Read Data Channel
- Write Address Channel
- Write Data Channel
- Write Response Channel





<https://www.logic-fruit.com/blog/digital-interfaces/axi-full-axi-lite-interfaces/#:~:text=Five%20channels%20make%20up%20the,Write%20Address%2C%20and%20Write%20Address.&text=Each%20transaction%20burst%20length%20is,width%20as%20the%20data%20bus.>

AXI Protocol

Read operation:

- Master sends read request
- Slave then transmits the data to the master



Figure: AXI4-Lite Read Timing Diagram



AXI Protocol

Write operation:

- Master sends write request
- Master writes the data to the slave
- Slave informs master if the transfer was successful



Vivado & Vitis Workflow

AXI4-Lite peripheral in practice...

Vivado:



- Create and package new IP
- Generate the AXI4-Lite VHDL template
- Add user logic in the VHDL template
- Package IP
- Create block design & add custom IP

Vitis:

- Host Application (bare metal on ARM)
- *Xil_In32(...)*, *Xil_Out32(...)* functions for writing/reading data to/from AXI4-Lite custom IP.

Vivado Workflow

Step 1: Create new AXI IP




AXI4-Lite IP configuration (e.g., number of registers)

Note: Set project language to VHDL to generate VHDL sources

Vivado Workflow

Step 2: Modify the generated VHDL



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity dvlsi_FIR_v1_0_S00_AXI is
6   generic (
7     -- Users to add parameters here
8   )
9   -- User parameters ends
10  -- Do not modify the parameters beyond this line
11
12  C_S_AXI_DATA_WIDTH : integer := 32;
13  -- Width of S_AXI data bus
14  C_S_AXI_ADDR_WIDTH : integer := 4;
15  -- Width of S_AXI address bus
16
17 );
18 port (
19   -- Users to add ports here
20   -- User ports ends
21   -- Do not modify the ports beyond this line
22
23   -- Global Clock Signal
24   S_AXI_ACLK : in std_logic;
25   -- Global Reset Signal. This signal is Active LOW
26   S_AXI_ARESETN : in std_logic;
27   -- Write address (issued by master, accepted by Slave)
28   S_AXI_AWADDR : in std_logic_vector(C_S_AXI_ADDR_WIDTH-1 downto 0);
29   -- Write channel Protection type. This signal indicates the
30   -- privilege and security level of the transaction, and whether
31   -- the transaction is a data access or an instruction access.
32   S_AXI_AWPROT : in std_logic_vector(2 downto 0);
33   -- Write address valid. This signal indicates that the master signaling
34   -- valid write address and control information.
35   S_AXI_AWVALID : in std_logic;
36   -- Write address ready. This signal indicates that the slave is
37   -- to accept an address and associated control signals.
38   S_AXI_AWREADY : out std_logic;
```



In this generated VHDL file from Vivado, you add your custom logic and make the appropriate changes to connect them with AXI-4 Lite Registers...

Vivado Workflow


Step 3: Package IP & Integration in Block Design (BD)



Add in the BD the ZYNQ Processing system & the custom IP



Vivado Workflow

Step 4: Validate BD, HDL Wrapper, Bitstream



Vivado Workflow


Step 5: Export .xsa (hardware) & Launch Vitis



Output

Set the platform properties to inform downstream tools of the intended use of the target platform's hardware design.



- ☐ Pre-synthesis
This platform includes a hardware specification for downstream software tools.
- ☒ Include bitstream
This platform includes the complete hardware implementation and bitstream, in addition to the hardware specification for software tools.



After exporting the .xsa file, the Vivado part is complete


Vitis Workflow

Step 6: Application Project



Vitis Workflow

Step 6: Generate Application Project



New Application Project

Domain
Select a domain for your project or create a new domain

Select the domain that the application would link to or create a new domain
Note: New domain created by this wizard will have all the requirements of the application template selected in the next step

Select a domain

- Create new...

Domain details

Name: standalone_ps7_cortexa9_0


Display Name: standalone_ps7_cortexa9_0

Operating System: standalone

Processor: ps7_cortexa9_0

Architecture: 32-bit

< Back Next > Cancel Finish



New Application Project

Templates
Select a template to create your project.

Available Templates:

Find:

- Embedded software development templates
 - Dhrystone
 - Empty Application (C++)
 - Empty Application (C)
 - Hello World**
 - lwIP Echo Server
 - lwIP TCP Perf Client
 - lwIP TCP Perf Server
 - lwIP UDP Perf Client
 - lwIP UDP Perf Server
 - Memory Tests
 - OpenAMP echo-test
 - OpenAMP matrix multiplication Demo
 - OpenAMP RPC Demo
 - Peripheral Tests
 - RSA Authentication App
 - Zynq DRAM tests
 - Zynq FSBL

Hello World
Let's say 'Hello World' in C.

< Back Next > Cancel Finish


Step 7: Build Project and Program Zybo – JTAG mode



Backup Slides

Vivado Workflow

Advanced Debugging: Integrated Logic Analyzer (ILA)



ILA (Integrated Logic Analyzer) (6.2)

The configuration window for the ILA (Integrated Logic Analyzer) (6.2) shows the following settings:

- Component Name**: ila_0
- General Options**:
 - AXI Slot**: SLOT0
 - AXI Protocol**: AXI4LITE
 - AXI ID WIDTH**: 1
 - AXI DATA WIDTH**: 32
 - AXI ADDR WIDTH**: 32

ILA is a way to capture and monitor live signals on the design running on the FPGA.

Results from ILA are viewed in the *Hardware Manager* (in Vivado)

Setup is required for correct trigger (*Hint: What is the basic handshake rule in AXI?*)

References / Useful links

- <https://docs.amd.com/r/en-US/ug1165-zynq-embedded-design-tutorial/Example-11-Creating-Peripheral-IP>
- <https://docs.amd.com/r/en-US/ug1165-zynq-embedded-design-tutorial/Configuring-the-Zynq-7000-Processing-System-with-Presets-in-Vivado>
- https://docs.amd.com/r/en-US/oslib_rm/Register-IO-interfacing-APIs
- https://www.xilinx.com/support/documents/sw_manuals/xilinx2022_1/ug995-vivado-ip-subsystems-tutorial.pdf