

## Εθνικό Μετσόβιο Πολυτεχνείο Σχολή Ηλεκτρολόγων Μηχανικών και

## Μηχανικών

Υπολογιστών

Έτος: 2024- 2025

# Ψηφιακά VLSI

### Ομάδα 45

Παπαδόπουλος Χαράλαμπος (ΑΜ: 03120199) Νικόλαος Παπακωνσταντόπουλος (ΑΜ: 03120069)

### Υλοποίηση Debayering φίλτρου

#### Υλοποίηση

Σε αυτή την άσκηση μας ζητήθηκε να υοποιήσουμε ένα debayering φίλτρο που να δέχεται ως είσοδο μια εικόνα (N x N pixels - 8 bit) και κάποια σήματα ελέγχου και να παράγεται ως έξοδος η φιλτραρισμένη εικόνα N x N (ως έξοδοι R, G, B των 8 bit) με μια καθυστέρηση από την είσοδο του πρώτου pixel. Τα βασικά entities / components που αποτελούν το debayering είναι:


- <u>calculator</u>: Η λογική του calculator είναι σχετικά απλή. Βασιζόμενοι στο τελευταίο bit του μετρητή της σειράς και στο τελευταίο bit του μετρητή στήλης διαπιστώνουμε σε ποιο σημείο του 3x3 grid είμαστε. Έπειτα, βασιζόμενοι στο μωσαϊκό που μας δόθηκε, υπολογίζουμε τα κατάλληλα χρώματα.
- <u>serial to parallel</u>: Χρησιμοποιεί 3 FIFOs, 9 (3x3 flip flops για τον σχηματισμό της γειτονιάς του pixel) και άλλα 3 flip flops για την αποθήκευση του στοιχείου που γίνεται pop από τη FIFO (ώστε να δοθεί αφενός στην επόμενη FIFO και αφετέρου στο flip flop της πρώτης στήλης
   του grid).

Όσο εισέρχεται η πρώτη σειρά pixels, μπαίνουν τα pixels στην κάτω (1η) FIFO της οποίας το άκρο ανοίγει μόλις μπει και το τελευταίο της σειράς ώστε τα pixels να προωθηθούν στην από πάνω (2η) FIFO και στα D Flip flops του grid.

Όσο εισέρχεται η δεύτερη σειρά pixels, ανοίγει το άκρο εγγραφής της 2ης FIFO και μπαίνουν σε αυτή τα pixels που ήταν στην 1η FIFO. Επίσης, μπαίνουν τα νέα pixels στην κάτω (1η) FIFO της οποίας το άκρο είναι ανοιχτό τώρα και μόλις μπει και το τελευταίο της σειράς ανοίγει και το άκρο ανάγνωσης.

Ο σχηματισμός της γειτονιάς του πρώτου pixel αργεί για 2N + 2 κύκλους (αυτός ο αριθμός τίθεται ως <u>INITIAL OVERHEAD</u> στο **debayering\_real**) και από τότε και μετά, για N\*N κύκλους σχηματίζονται οι γειτονιές όλων των pixels

Λαμβάνεται μέριμνα ώστε στις παραβλέπονται τα out\_of\_bounds flip-flops σε περίπτωση pixel που είναι στο περιθώριο του N\*N grid. Δίνεται εικόνα εκτέλεσης για το 10o-11o κύκλο ενός 4\*4 grid




<u>debayering real</u>: Είναι η «καρδιά» της υλοποίησης μας. Πρακτικά, ορίζει ένα FSM δύο καταστάσεων:

- i) Έρχεται νέα εικόνα και κάνουμε reset
- ii) Έχουμε αρχίσει να λαμβάνουμε pixel τα οποία «προωθούμε» στο serial to parallel και στον calculator.

Επιπλέον, περιλαμβάνει έναν μετρητή κύκλων, ώστε μετά από μία συγκεκριμένη καθυστέρηση (latency) 2\*N+2 κύκλων να θέσει το valid\_out = 1, συμβολίζοντας έτσι πως έχουμε αρχίσει τους υπολογισμούς των χρωμάτων.

Τέλος, όταν ξεπεράσουμε τον συνολικό αριθμό κύκλων που απαιτούνται για τον υπολογισμό μίας εικόνας (συνολικά 2\*N+2 + N\*N) θέτει το σύστημα σε λειτουργία αδράνειας.



Το debayering\_wrapper.vhd ορίζει την κύρια οντότητα η οποία στη συνέχεια δοκιμάζεται με ένα testbench που διαβάζει ένα δοσμένο αρχείο εισόδου. Το debayering\_wrapper.vhd προκαλεί μια καθυστέρηση των εξωτερικών σημάτων valid in και pixel ώστε το FSM που έχει σχεδιαστεί με διαφορετικό τρόπο στην όντότητα debayering\_real να αντιλαμβάνεται ότι αν στον 1ο κύκλο έρχεται το new image, τότε στον 2ο κύκλο έρχεται valid in = 1 και είναι πλέον έγκυρα τα pixel που έρχονται ως είσοδος (10 pixel...). Αυτό μας διευκόλυνε στο να κρατήσουμε ίδια και απλή την υλοποίηση των καταστάσεων του FSM όταν έρχεται νέα εικόνα. Επίσης, το debayering\_wrapper.vhd κάνει διακριτό το image finished κρατώντας σε έναν καταχωρητή την προηγούμενη τιμή του και συγκρίνοντας με αυτήν (και αυτό μας βόλεψε καθώς στο debayering\_real , όταν τελειώνει η εικόνα απλώς κάνουμε 1 το image finished και δεν το μηδενίζουμε).

#### calculator.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity calculator is
   generic (
        constant NUM_BITS: natural := 8; -- number of bits for input
vectors.
        constant N: natural := 8

);
port (
        clk, rst: in std_logic;
```

```
p00, p01, p02: in std logic vector(NUM BITS-1 downto 0);
       p10 , p11, p12: in std logic vector(NUM BITS-1 downto 0);
       p20, p21, p22: in std logic vector(NUM BITS-1 downto 0);
       begin calc: in std logic;
       cycles count:
                                                                 in
std logic vector(integer(ceil(log2(real(N*N+ 2*N+2))))-1
0);
                                    col count:
                                                                 in
       row count,
std logic vector(integer(ceil(log2(real(N))))-1 downto 0);
       R, G, B: out std logic vector(NUM BITS-1 downto 0)
   );
end calculator;
architecture Behavioral of calculator is
   signal R temp, G temp, B temp: std logic vector(NUM BITS-1
downto 0) := (others => '0');
begin
calculate: process (clk, rst)
begin
   if rst = '0' then
       R temp <= (others => '0');
       G temp <= (others => '0');
       B temp <= (others => '0');
   if rising edge(clk) and begin calc = '1' then
       -- checking what color we output...
       if row count(0) = '0' and col count(0) = '0' then -- green
           B temp <= std logic vector(resize((unsigned("0" & p10)</pre>
+ unsigned("0" & p12))/2, NUM BITS));
           G temp <= p11;
           R temp <= std logic vector(resize((unsigned("0" & p01)</pre>
+ unsigned("0" & p21))/2, NUM BITS));
       elsif row count(0) = '1' and col count(0) = '0' then -- red
           R temp <= p11;
           G temp <= std logic vector(resize((unsigned("00"&p01) +</pre>
unsigned("00"&p12) + unsigned("00"&p21) + unsigned("00"&p10))/4,
NUM BITS));
           B temp <= std logic vector(resize((unsigned("00"&p00) +</pre>
unsigned("00"&p02) + unsigned("00"&p20) + unsigned("00"&p22))/4,
NUM BITS));
       elsif row count(0) = '0' and col count(0) = '1' then -- blue
           B temp <= p11;
```

```
G temp <= std logic vector(resize((unsigned("00"&p01) +</pre>
unsigned("00"&p12) + unsigned("00"&p21) + unsigned("00"&p10))/4,
NUM BITS));
           R temp <= std logic vector(resize((unsigned("00"&p00) +</pre>
unsigned("00"&p02) + unsigned("00"&p20) + unsigned("00"&p22))/4,
NUM BITS));
       else
           R_temp <= std_logic_vector(resize((unsigned("0"&p10) +</pre>
unsigned("0"&p12))/2, NUM BITS));
           G temp <= p11;
           B temp <= std logic vector(resize((unsigned("0"&p01) +</pre>
unsigned("0"&p21))/2, NUM BITS));
       end if:
   end if;
end process;
R <= R temp;
G <= G temp;
B <= B temp;
end Behavioral;
serial to parallel.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use ieee.math real.all;
-- This file contains 3 fifos along with 9 registers...
entity serial to parallel is
   generic(
       constant FIFO DEPTH: natural := 1024;
       constant NUM BITS: natural := 8;
       constant N: natural := 512
   );
   port (
       clk, rst: in std logic;
       pixel: in std logic vector(NUM BITS-1 downto 0);
       valid in: in std logic;
       cycles count:
                                                                  in
std logic vector(integer(ceil(log2(real(N*N+ 2*N+2)))))-1 downto
0);
                                    col count:
       row count,
                                                                  in
std logic vector(integer(ceil(log2(real(N))))-1 downto 0);
       p00, p01, p02: out std logic vector(NUM BITS-1 downto 0);
```

```
p10, p11, p12: out std logic vector(NUM BITS-1 downto 0);
       p20, p21, p22: out std logic vector(NUM BITS-1 downto 0)
  );
end serial to parallel;
architecture Behavioral of serial to parallel is
-- copied from the fifo template file...
COMPONENT fifo generator 0
PORT (
  clk : IN STD LOGIC;
  srst : IN STD LOGIC;
  din : IN STD LOGIC VECTOR(7 DOWNTO 0);
  wr en : IN STD LOGIC;
  rd en : IN STD LOGIC;
  dout : OUT STD LOGIC VECTOR(7 DOWNTO 0);
  full : OUT STD LOGIC;
  empty : OUT STD LOGIC
);
END COMPONENT;
-- d flip flops
signal dff00, dff01, dff02: std_logic_vector(NUM_BITS-1 downto
0) := (others => '0');
signal dff10, dff11, dff12: std logic vector(NUM BITS-1 downto
0) := (others => '0');
signal dff20, dff21, dff22: std logic vector(NUM BITS-1 downto
0) := (others => '0');
-- full/empty for fifos
signal full 1, full 2, full 3: std logic;
signal empty 1, empty 2, empty 3: std logic;
-- write enable/read enabled/ valid for fifos
signal we 1, we 2, we 3: std logic := '0';
signal re 1, re 2, re 3: std logic := '0';
-- data count/fifo outputs for fifos
signal d_cnt_1, d_cnt_2, d_cnt_3: std_logic_vector(9 downto 0);
signal f out 1, f out 2, f out 3: std logic vector(NUM BITS-1
downto 0); -- FIFO outputs
signal f1_to_f2, f2_to_f3, f3_to_dff: std_logic_vector(NUM_BITS-1
downto 0) := (others => '0');
signal reset reverse: std logic;
begin
```

```
reset_reverse <= not rst;</pre>
f1: fifo generator 0 port map(
   clk => clk,
   srst => reset_reverse,
   din => pixel,
  wr en => we 1,
   rd en => re 1,
   dout \Rightarrow f1 to f2,
   full => full 1,
   empty => empty 1
);
f2: fifo generator 0 port map(
   clk => clk,
   srst => reset_reverse,
   din => f1_to_f2,
  wr en => we 2,
   rd en => re 2,
   dout \Rightarrow f2 to f3,
   full => full 2,
   empty => empty_2
);
f3: fifo_generator_0 port map(
   clk => clk,
   srst => reset reverse,
  din => f2_to_f3,
  wr_en => we_3,
  rd_en => re_3,
   dout \Rightarrow f3 to dff,
   full => full 3,
   empty => empty 3
);
process (clk, rst)
begin
   -- reset dffs
   if rst = '0' then
       dff00 <= (others => '0'); dff01 <= (others => '0'); dff02
<= (others => '0');
       dff10 <= (others => '0'); dff11 <= (others => '0'); dff12
<= (others => '0');
       dff20 <= (others => '0'); dff21 <= (others => '0'); dff22
<= (others => '0');
```

```
we_1 <= '0'; we_2 <= '0'; we_3 <= '0';
elsif rising edge(clk) then
    -- Only if we have new data!
    we 1 <= '1' and valid in;
    if unsigned(cycles count) >= N-1 then
        if valid in = '1' or unsigned(cycles count) >= N*N then
            re 1 <= '1';
        else re 1 <= '0';</pre>
        end if:
    end if:
    if unsigned(cycles count) >= 2*N-1 then
        if valid_in = '1' or unsigned(cycles_count) >= N*N then
            re 2 <= '1';
        else re 2 <= '0';
        end if;
    end if;
    if unsigned(cycles count) >= 3*N-1 then
        if valid in = '1' or unsigned(cycles_count) \geq= N*N then
            re 3 <= '1';
        else re 3 <= '0';
        end if;
    end if:
    if unsigned(cycles_count) >= N then
        if valid in = '1' or unsigned(cycles count) >= N*N then
            we 2 <= '1';
        else we 2 <= '0';
        end if;
    end if;
    if unsigned(cycles_count) >= 2*N then
        if valid in = '1' or unsigned(cycles count) >= N*N then
            we 3 <= '1';
        else we 3 <= '0';
        end if;
    end if:
    if valid in = '1' or (unsigned(cycles count) \geq= N*N+1) then
        dff02 <= dff01; dff01 <= dff00;</pre>
        dff12 <= dff11; dff11 <= dff10;</pre>
        dff22 <= dff21; dff21 <= dff20;</pre>
        dff00 <= f1 to f2;
        dff10 <= f2 to f3;
        dff20 <= f3 to dff;
    end if;
end if;
```

```
end process;
-- easier to understand. Image looking at a 4x4 box.
-- the image pixels are loaded in the dffs in reversed.
p01 <= dff21 when unsigned(row count) /= 0 else (others => '0');
p11 <= dff11;
p21 <= dff01 when unsigned(row count) /= N-1 else (others => '0');
p00 <= dff22 when unsigned(col count) /= 0 and unsigned(row count)
/= 0 else (others => '0');
p10 <= dff12 when unsigned(col count) /= 0 else (others => '0');
p20 <= dff02 when unsigned(col_count) /= 0 and unsigned(row_count)
/= N-1 else (others => '0');
p02
     <=
            dff20 when unsigned(col count)
                                                 /= N-1
                                                              and
unsigned(row count) /= 0 else (others => '0');
p12 <= dff10 when unsigned(col count) /= N-1 else (others => '0');
           dff00
                   when
                           unsigned(col count)
                                                  /=
                                                      N-1
unsigned(row count) /= N-1 else (others => '0');
end Behavioral;
debayering.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use ieee.math real.all;
-- FSM STATES
-- state 0: New picture comes
-- state 1: New pixel comes
-- state 2: Picture done
entity debayering real is
   generic(
       constant NUM BITS: natural := 8; -- rgb values are between
0-255
       constant N: natural := 8
   );
  port(
       clk, rst, valid in, new image: in std logic;
      pixel: in std_logic_vector(NUM_BITS-1 downto 0);
```

image finished, valid out: out std logic;

R, G, B: out std logic vector(NUM BITS-1 downto 0)

```
);
end debayering real;
architecture Behavioral of debayering real is
signal p00, p01, p02, p10, p11, p12, p20, p21, p22:
std logic vector(NUM BITS-1 downto 0);
component serial to parallel is
generic (
      constant N: natural := 8);
port (
  clk, rst: in std logic;
  pixel: in std logic vector(NUM BITS-1 downto 0);
  valid in: in std logic;
   row count,
                                 col count:
                                                                in
std_logic_vector(integer(ceil(log2(real(N)))))-1 downto 0);
   cycles count: in std logic vector(integer(ceil(log2(real(N*N+
2*N+2)))-1 downto 0);
  p00, p01, p02: out std logic vector(NUM BITS-1 downto 0);
  p10, p11, p12: out std logic vector(NUM BITS-1 downto 0);
  p20, p21, p22: out std logic vector(NUM BITS-1 downto 0)
end component;
component calculator is
generic (
      constant N: natural := 8
);
port (
   clk, rst: in std logic;
  p00, p01, p02: in std_logic_vector(NUM_BITS-1 downto 0);
  p10 , p11, p12: in std logic vector(NUM BITS-1 downto 0);
  p20, p21, p22: in std logic vector(NUM BITS-1 downto 0);
  begin calc: in std logic;
                                 col count:
   row count,
                                                                in
std logic vector(integer(ceil(log2(real(N)))))-1 downto 0);
   cycles_count: in std_logic_vector(integer(ceil(log2(real(N*N+
2*N+2)))-1 downto 0);
   R, G, B: out std logic vector(NUM BITS-1 downto 0)
);
end component;
-- pixel counter. We will receive a total of N*N pixels in total!
signal cycles count: std logic vector(integer(ceil(log2(real(N*N+
2*N+2)))-1 downto 0);
```

```
signal col count: std logic vector(integer(ceil(log2(real(N)))))-1
downto 0) := (others => '0');
signal row count: std logic vector(integer(ceil(log2(real(N)))))-1
downto 0) := (others => '0');
signal R exit, G exit, B exit: std logic vector(NUM BITS-1 downto
0) := (others => '0'); -- calculated RGB values.
signal begin calc: std logic := '0'; -- can we begin calculating???
-- previous values of row/col. For synchronization (see below)
signal
                     row count prev,
                                                   col count prev:
std logic vector(integer(ceil(log2(real(N)))))-1    downto    0) :=
(others => '0');
-- how many cycle in order to do first calculation. PEIRAMATIKO
constant INITIAL OVERHEAD: natural := 2*N+2;
constant TOTAL OPERATION COST: natural := INITIAL OVERHEAD + N*N;
-- boolean indicating if new image='1' has come in a previous cycle
(so we are calculating pixels and not stalling)
signal new image received: std logic := '0';
begin
-- serial-to-parallel and calculator need to see the same column/row
in order to properly synchronize
-- otherwise you lose 3 extra hours of sleep
row col prev: process(clk, rst)
begin
   if rst = '0' then
       row count prev <= (others => '0');
       col count prev <= (others => '0');
   elsif rising edge(clk) then
       row count prev <= row count;</pre>
       col count prev <= col count;</pre>
   end if;
end process;
-- Serial to Parallel connections
stp: serial to parallel generic map (N => N) port map(
   clk => clk, rst => rst, pixel => pixel, valid in => valid in,
   cycles count => std logic vector(cycles count),
   row count => row count prev, col count => col count prev,
   p00 => p00, p01 => p01,p02 => p02, p10 => p10,
  p11 => p11, p12 => p12,p20 => p20, p21 => p21, p22 => p22
);
```

```
calc: calculator generic map (N => N) port map(
   clk => clk, rst => rst,
   p00 => p00, p01 => p01,p02 => p02, p10 => p10, p11 => p11, p12
\Rightarrow p12,p20 \Rightarrow p20, p21 \Rightarrow p21, p22 \Rightarrow p22,
   cycles count => std logic vector(cycles count),
   begin calc => begin calc,
   row count => row count prev, col count => col count prev,
   R \Rightarrow R \text{ exit, } G \Rightarrow G \text{ exit, } B \Rightarrow B \text{ exit}
) ;
fsm: process(clk, rst)
begin
   if rst = '0' then
       image finished <= '0';</pre>
       valid out <= '0';</pre>
       cycles count <= (others => '0');
       begin calc <= '0';</pre>
       col count <= (others => '0');
       row count <= (others => '0');
       new image received <= '0';</pre>
   elsif rising edge(clk) then
        if new image = '1' then -- FSM state 1
            -- if new image comes then we must make sure we reset
the state
            -- (a new image could come before the previous finished
because the user desided to change it)
            new image received <= '1';</pre>
            image finished <= '0';</pre>
            cycles count <= (others => '0');
            col count <= (others => '0');
            row count <= (others => '0');
            begin calc <= '0';</pre>
       elsif new_image = '0' and new_image_received = '1' then --
FSM state 2
        -- we have started receiving pixels
        -- we need to keep record of the column/row
            cycles count <= std logic vector(unsigned(cycles count)</pre>
+ 1);
            if unsigned(cycles count) >= INITIAL OVERHEAD + 1 then
                 valid out <= '1';</pre>
            end if:
            if unsigned(cycles count) >= INITIAL OVERHEAD then
                begin calc <= '1';</pre>
```

```
if unsigned(col_count) = N - 1 then
                    col count <= (others => '0');
                    row count
                                                                   <=
std logic vector(unsigned(row count) + 1);
                    col count
                                                                   <=
std_logic_vector(unsigned(col_count) + 1);
                end if;
           end if:
       end if;
       if unsigned(cycles count) >= TOTAL OPERATION COST then
           row count <= (others => '0');
           col_count <= (others => '0');
           cycles count <= (others => '0');
           image_finished <= '1';</pre>
           new_image_received <= '0';</pre>
           begin calc <= '0';</pre>
       end if;
   end if:
end process;
R <= R exit;
G <= G exit;
B <= B_exit;</pre>
end Behavioral;
debayering wrapper.vhd
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric std.all;
use ieee.math_real.all;
entity debayering is
   generic(
       constant NUM BITS: natural := 8; -- rgb values are between
0-255
       constant N: natural := 8
   );
   port(
```

```
clk, rst, valid in, new image: in std logic;
       pixel: in std logic vector(NUM BITS-1 downto 0);
       image finished, valid out: out std logic;
       R, G, B: out std logic vector(NUM BITS-1 downto 0)
   );
end debayering;
architecture Behavioral of debayering is
   signal valid in 1 : std logic := '0';
       signal pixel 1 : std logic vector(NUM BITS-1 downto 0) :=
(others => '0');
   signal valid out 1 : std logic;
   signal image finished 1 : std logic;
   signal valid_out_prev : std_logic := '0';
   signal image finished prev : std logic := '0';
   debayer: entity work.debayering real generic map (NUM BITS =>
NUM BITS, N =>N) port map (
                               clk => clk,
                               rst => rst,
                               valid in => valid in 1,
                               new image => new image,
                              pixel => pixel 1,
                               image finished => image finished 1,
                              valid out => valid_out_1,
                               R \Rightarrow R_{\prime}
                               G => G
                               B => B
                          );
   delay: process(clk, rst)
   begin
       if rst = '0' then
           valid in 1 <= '0';</pre>
           pixel 1 <= (others => '0');
           image finished prev <= '0';</pre>
       elsif rising edge(clk) then
           valid in 1 <= valid in;</pre>
           pixel 1 <= pixel;</pre>
           image finished prev <= image finished 1;</pre>
       end if;
   end process;
```

```
valid out <= valid_out_1;</pre>
   image finished <= '1' when image finished prev = '0' and</pre>
image finished 1 = '1' else '0';
end architecture;
debayering tb.vhd
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use ieee.numeric std.all;
use ieee.math real.all;
use std.textio.all; -- Import the textio package for file I/O
operations
entity debayering tb is
end debayering tb;
architecture testbench of debayering tb is
   constant NUM BITS : natural := 8;
   constant N : natural := 32;
   constant CLK PERIOD : time := 10 ns; -- Clock period
   signal clk : std logic := '0'; -- Clock signal
   signal rst : std logic := '0'; -- Reset signal
   signal valid in, new image : std logic := '0'; -- Control
signals
   signal pixel : std logic vector(NUM BITS-1 downto 0); -- Pixel
   signal image finished, valid out : std logic; -- Output signals
   signal R, G, B : std logic vector(NUM BITS-1 downto 0); -- RGB
outputs
   file pixel file : TEXT; -- Declare the file handle
   shared variable pixel line : LINE; -- Line buffer
   shared variable pixel value : integer; -- Variable to hold pixel
value
   file rgb file : TEXT; -- Declare the file handle for RGB values
   shared variable rgb line : LINE; -- Line buffer for writing RGB
values
begin
   -- Instantiate the DUT
   DUT : entity work.debayering
       generic map (
           NUM BITS => NUM BITS,
```

N => N

```
)
       port map (
           clk => clk,
           rst => rst,
           valid in => valid in,
           new image => new image,
           pixel => pixel,
           image finished => image finished,
           valid out => valid out,
           R \Rightarrow R
           G \Rightarrow G
           B => B
       );
   -- Stimulus process
   stim_proc : process
   begin
       -- Open the file for reading
       file open (pixel file, "/home/nikolaospapa3/Documents/ECE-
NTUA/dvlsi/dvlsi-ntua/ex6/scripts/bayer_matrix.txt", READ_MODE);
       file open (rgb file,
                              "/home/nikolaospapa3/Documents/ECE-
NTUA/dvlsi/dvlsi-ntua/ex6/scripts/vivado output.txt",
WRITE MODE);
       -- Reset DUT
       rst <= '0'; -- Assert reset
       wait for CLK PERIOD;
       rst <= '1'; -- Deassert reset
       new image <= '1';</pre>
       valid in <= '1';</pre>
       wait for CLK PERIOD;
       -- Read pixel values from file
       while (not image finished) = '1' loop
           if not endfile(pixel file) then
               readline (pixel file, pixel line); -- Read a line
from the file
               read(pixel_line, pixel_value); -- Read an integer
value from the line
               pixel <= std logic vector(to unsigned(pixel value,</pre>
NUM BITS)); -- Convert to std logic vector
               -- Set control signals
               new image <= '0';</pre>
               valid_in <= '1'; -- Assert valid_in</pre>
           end if;
           wait for CLK PERIOD/2; -- Wait for half a clock period
```

```
valid_in <= '0'; -- Deassert valid_in</pre>
          wait for CLK PERIOD / 2; -- Wait for half a clock period
          if valid out = '1' then
             write(rgb_line,
                                             ",
integer'image(to integer(unsigned(G))) &
                                             ",
integer'image(to integer(unsigned(B)))); -- Write RGB values to the
line
             writeline(rgb file, rgb line); -- Write the line to
the file
          end if;
      end loop;
      -- Close the file
      file_close(pixel_file);
      file close(rgb file);
      wait; -- Wait forever
  end process;
  clk <= not clk after CLK_PERIOD/2;</pre>
end testbench;
```