
- > The state graph & its associated state table are useful-los describing software behaviour
- -> Finite state nachère is a functional testing tooly design
- -> The finite state machine is a fundamental to softward
 - -> This machine can also be implemented as table deiven
 - -> state testing steategies are based on the use of finite State machine model for software steurture, software behaviour or specification of software behaviour.
 - states are denoted by nodes

Exil) A moving automobile engine is running can have the following states with respect to its teansmission.

- i) Reverse gear (ii) Neutral gear (iii) Fiest gear
- (iv) second geal (v) third geal (vi) Fourth geal Exiz) & person check, book can have these states with
 - i) equal (ii) less than (iii) Greater than respect to bank balance
- Ex:3) A world processing program menu can be in these
 - States with respect to file manipulation
 - i) aeate document (ii) Save document (iii) Rename --document (iv) copy document (v) Delete document
- -> Transition: the Result of inputs, the state changes is said to be a transition.

- -> The input that causes the transitions u the link i.e., the inputs are link weights, There is an outling for every input.
- . > Finite state markine is an abstract device that can be represented by a state graph having a finite no of states & finite no. of transitions between states.
- -> The zczc detection example can have the following Enputs 1) A 2) C 3) Any chaealter other than Z (00) C



The above state graph interpreted as

- 1) If the system is in the None State, any input other a z' will keep it in that state
 - 2) If a z' received, the system transitions to the z'state
 - 3) If the system is in the z' state & a 'z' is received, it will semain en the 2' state. If a c'is received, it will go to the zi' state, it any other character is received It will go back to the NONE state because sequence has been broken
 - 4) A 2' received in the ZC' state progresses to ZCZ" state, but any other character breaks the sequencely setuen to "None" state
 - 5) A'c' received in the "Zcz' state completes the sequence of the system enter the "zczc'state. if z' received y causes -teansition back to 'z' state, any other character
 - causes a return to None state.

 6) The system stays in the "ZCZC" state, no matter what is received.

Ex: Tape control recovery routine state graph OKINONE
OKINONE
OKINONE
OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINONE

OKINON -) output can be associated with any link outputs are separated from inputs input output -> If no excoss are deterted then input = or, and no special action is taken then output = None -) If write clear is detected then input = exact backspace the tape one blocky rewrite the block output=fewrite If rewrite is successful then input=0K -) Ef there have been two successive remotes y a third error occurs backspace to yeease ferward then output-lease -) The inputs of adions have been simplified. There are only 2 inputs (ox, Error), & 4 outputs (Rewrite, Errase, None, out-of-service). State table to we have to represent stategraph as a -) state table (00) State transition table specifies, states inputs, tearditions & outputs. breath row of the lade represents state + Each column of the table represents a condition The intersection of a rowy column specifies the next State y output.

Tubuc		
1	state	04 [50000
1		1/None 2/Revoite
	And the second s	1/None 4/Rewrite
	3	1/None 2/revolte
		3 None 5/ Exce
	8 5	1/None 6/Erase
	G	1/None 7/act
	Eliza.	

-) state graph's don't represent time, represents sequence Saftware Implementation

Begin

present state = Device table (Device name)

Accept input value

Lade (Enput_value)

Input-code = Input-codé (present state)

pointer = Enput-code (present state)

New-state = leansileon_table (pointee)

output-cade: output-table (pointee)

call output handles (output code)

Device-lable (Device-name)=New-State

End

- -) slate graph represents the total behaviour consids of -leansport, s/w, executive, status - seturis, intercupts.
- -) There are 4 tables involved

1) A table (00) process that encodes the exput values into

into a compail list (input-code-table) 2) A table that specifies next state for every combination of state y input code (-liansition table)

3) A table that specifies the output. (output-table) 4) " " stores the present state of every

device (05) process (Device-table).

-) The present state is fetched from mamory. The Proput Value les felched. If it is already numerical it can be used désertly omeanise it is encoded into a

-) The present state & Exput are combined to great pointer of the teansition table.


> The output table entre directly or via case statement contains a pointer to routine to executed for that state- april combination. The souther is invoked the same pointer to is used to fetch new state value which is then stored.

Good & Bad state graphs

Poinciples of Judging a graph as a good 4 bad state Joseph as 1) The total no. of states is equal to the product of the possibilities of factors that make up the state 2) For every state & input there is exactly one transition

specified to exalty one. possibly the same state

3) For every teansition there is one output action specified that output could be tolvial, but atteast one output does something sensible.



waren some of meoged. $\left\{\begin{array}{c} A,b \\ AB \end{array}\right\}$

Unreachable state: Is nunreachable code-a state that no input sequence can reach

- An unreachable state is not impossible. There are 2 posibilities

- 1) There is a bug that is some teansitions are missing
- P) The teansitions are there but you don't know about it.

Dead state: Is a state that once entered can't be left

- -) A set of states may appear to be dead because the program has 2 modes of operation. In first mode it
 - goes through initialization process that consists of Sevela States, once initialized it goes strongly connected states
 - of working states which with in the context of isouline

which cannot be exited.

from 1 to n.

- The initialization states are unleachable to the working states are to be dead to the states of the working states are to be dead to the
 - I The second mode is the only way to get back from dead state is either system crash (00) restart.
- -> The States, teansitions & the inputs could be correct there could be no dead coo uneeachable state but the output for the leansition could be incorrect -) The behaviour of finite state machine is invariant under all encodings. That's why the states are numbered

State Testing Empart of Bugs: A bug can it set of one (06) more of

· The following symptoms.


- i) wrong number of states
- 2) wrong leansition for a given state-input contination
- 3) wrong output too a given langition
- (4) set of states that are inadvertently made (accidentally)
- 5) set of states that are split to create inequivalent duplicates
- 6) set of states that have become dead
- 7) Set of states that have become unlearnable principles of a state graph is a succession of teansition caused by sequence of Enpuls
 - The starting point of state testing is to define a set of covering input sequences that get back to the initial state
 - -) For each step in each input sequence, define the expected rest state, expected teansitions expect ofp.
 - -> set of tests consists of 3 sets of sequences
 - 1) Input sequences
 - 2) Corresponding-leansitions (or) next state names
 - 3) output sequences

- I) simply identifying the factors that conteitute to the state, calculating total number of states y comparing this number to designer's notion catches Some bugs,
- 2) Insisting on a justification for all & dead, unleadable, & impossible states y transitions catches few more bugs.
- 3 Ensking on an explicit specification of teansition of coupling output for every combination of input & state catches many more bugs.
- 4) A set of input sequences that provide coverage of all nodes & links is a mandatory minimum requirement.
- 5) En executing state tests, it is essential that means be provided to record sequence of states resulting from the input sequence of outputs that result from input sequence.

Testability Tips; is a test the software

- me Key to testability design is easy, build explicit finite state machines
- There are about 80 possible good y bad state mathing, 2700-4-State mathines, 2,75,000 five state mathines y close to 100 million six-state mathines most of which are bad.
- -) create firste state nathere modely identify how you are implementing every part of model with 4 (00)5 states.


) Switches, Flagsy unadrievable pairs




(a) (program with one switch variable)

-> Above figure show we have rewritten the soutine to elimenate the flag as soon as the flag value is colculated we boand the cost is the cost of converting segment V into a subropuline y calling it twice.

> we have 4 pains, two of which are achievable, two of which are achievablely needed to achieve broad coverage.



(b) Expanded to Remove state Machine Behaviour



(c) pruned to Remove unwanted Branches Thee Switch variable Program

- > The fign is complicated because there are 3 voriobles we can put the decision up front y branch directly is again we use submoutines to make each part explicitly & do with the switches.
- -> The advantage of this implementation is that if any of the combinations are not needed we disposet that post.
 - -> The fig(c) the politis are achievable y all posts are needed for branch cover.




fig: Switches in Loop

- -> above fig. 21 similar la previous, but we have included suited post in loop, we don't know which paths are achievable y which are not required it depends on the Switch settings, we must do a attempt branch coverage in every possible state.
- -> The simplest resential finite state markine is a slipstop. There is no logic that can implement it without feedback we can't describe the behavior of markine by a decision table unless you provide feedback into table (or) call it recuestively.

Design Guidelines

1) start by designing the abstract machine. verify that it is what you want to do. Do an explicit analysis in the form of State graph (or) table for anything with 3 states

- 2) Start with an explicit design i.e. input encoding 4-12 output encoding, state code assignment, transition table, output table, state storage, 14 how you intend to from the state symbol product.
- 3) Before you start, see it really matters, weither the time nor memory for the explicit implementation, usually matters
- You must to make significant reductions in time (or) space in the content of whole system
- 5) The order in which you should make things implicit are output encoding, input encoding, state code, state Symbol product, output table, transition table, state Storage. That's the order from least to most dangerous.
 - 6) consider a hierarchical design it you have more than dozen states.
 - 7) Build, buy (or implement toolsy languages that implement firite state machines as software.
 - 8) Build in the means to initialize to any state.
 Build " " transition verification informentation.
 These are much easily to do with an explicit machine