



Airoha IoT SDK for BT Audio Power Mode Developer's guide

Version: 1.2

Release date: 21 Feb 2023

Document Revision History

Revision	Date	Description
1.0	7 July 2020	Initial release
1.1	26 Jan 2022	Added power modes and current measurement for AB1585/AB1588
1.2	21 Feb 2023	Added power modes and current measurement for AB157x/AB1627

Table of Contents

1.	Introduction.....	1
2.	Power Modes and Current Measurement for AB157x/AB1627	2
2.1.	Power modes.....	2
2.2.	Enabling the FreeRTOS low-power mode.....	3
2.2.1.	Debugging limitations in FreeRTOS low-power mode.....	4
3.	Power Modes and Current Measurement for AB1585	5
3.1.	Power mode	5
3.2.	Enabling the FreeRTOS low-power mode.....	6
3.2.1.	Debugging limitations in FreeRTOS low-power mode.....	7
4.	Power Modes and Current Measurement for AB1588	8
4.1.	Power mode	8
4.2.	Enabling the FreeRTOS low-power mode.....	9
4.2.1.	Debugging limitations in FreeRTOS low-power mode.....	10
5.	Power Modes and Current Measurement for AB1565	11
5.1.	Power mode	11
5.2.	Enabling the FreeRTOS low-power mode.....	12
5.2.1.	Debugging limitations in FreeRTOS low-power mode.....	13
6.	Power Modes and Current Measurement for AB1568	14
6.1.	Power mode	14
6.2.	Enabling the FreeRTOS low-power mode.....	15
6.2.1.	Debugging limitations in FreeRTOS low-power mode.....	16
7.	Power Modes and Current Measurement for AB155x.....	17
7.1.	Power modes.....	17
7.2.	Enabling the FreeRTOS low-power mode.....	18
7.2.1.	Debugging limitations in FreeRTOS low-power mode.....	19

Lists of Tables and Figures

Table 1. The power modes for AB157x/AB1627	2
Table 2. The power modes for AB1585.....	5
Table 3. The power modes for AB1588.....	8
Table 4. The power modes for AB1565.....	11
Table 5. The power modes for AB1568.....	14
Table 6. The power modes for AB155x	17
Figure 1. AB157x/AB1627 FreeRTOS tickless feature flow	4
Figure 2. AB1585 FreeRTOS tickless feature flow	7
Figure 3. AB1588 FreeRTOS tickless feature flow	10
Figure 4. AB1565 FreeRTOS tickless feature flow	13
Figure 5. AB1568 FreeRTOS tickless feature flow	16
Figure 6. AB155x FreeRTOS tickless feature flow	19

1. Introduction

The system power consumption is a key performance index to user experience and the measurement includes power consumption of data for MCU, connectivity and peripheral systems.

- MCU system includes a processor, memory and related clock source.
- Connectivity system includes the baseband, memory, RF and related clock source.
- Peripheral system usually contains UART, I2C, SPI, GPIO, and more.

This document addresses the MCU system's power mode configuration and power consumption measurement focused on power modes provided by Airoha IoT development platform.

2. Power Modes and Current Measurement for AB157x/AB1627

This section introduces the MCU system's power mode and low-power configuration.

- Power mode for the MCU is described in Section 2.1. "Power modes".
- The FreeRTOS low-power feature is described in Section 2.2. "Enabling the FreeRTOS low-power mode".

2.1. Power modes

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB157x/AB1627 are summarized below and in Table 1.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM go into the lowest power state and the data is preserved.
- RTC
 - Only RTC power is retained.
 - RAM goes into a power-down state and data is lost.
 - All peripherals including I2C, UART, and SPI are powered off.

Table 1. The power modes for AB157x/AB1627

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
High Speed	The maximum frequency of CM4 is 199.5MHz. DSP is 399MHz.	LPOSC	0.9V	Active	Active	Active
Full Speed	The maximum frequency of CM4 is 99.75MHz. DSP is 199.5MHz.	LPOSC	0.8V			
			0.75V (AB1571 TWS only)			
Low Speed	The maximum frequency of CM4 is	LPOSC	0.8V			

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
	79.8MHz. DSP is 133MHz.		0.75V (AB1571 TWS only)			
Idle	The CM4/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Active
Sleep	The CM4/DSP power is turned off to achieve lower current consumption.	Not available	0.8V	Data kept	Idle	Retention
			0.75V (AB1571 TWS only)			
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off

2.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, `FreeRTOSConfig.h`, as shown below.

- Enable the tickless feature by using the setting “`#define configUSE_TICKLESS_IDLE 2`”.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 20ms.

- The system goes into the **Sleep** state if the sleep time is more than 20ms.
 - To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under `<sdk_root>/doc` for more information.
- The system goes into the **Idle** state if the sleep time is less than 20ms.

Figure 1. AB157x/AB1627 FreeRTOS tickless feature flow shows the tickless process for AB157x/AB1627.




Figure 1. AB157x/AB1627 FreeRTOS tickless feature flow

2.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M4) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB157x/AB1627 EVK through a workbench IDE. Therefore, all resources for CPU debugging are busy.

Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.

3. Power Modes and Current Measurement for AB1585

This section introduces the MCU system's power mode and low-power configuration.

Power mode for the MCU is described in Section 3.1. "Power mode".

The FreeRTOS low-power feature is described in Section 3.2. "Enabling the FreeRTOS low-power mode"

3.1. Power mode

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB1585 are summarized below and in Table 2.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM go into the lowest power state and the data is preserved.
 - All peripherals including I2C, UART, and SPI are powered off.
- RTC
 - Only RTC power is retained.
 - RAM goes into a power-down state and data is lost.

Table 2. The power modes for AB1585

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
High Speed	The maximum frequency of CM33 is 260MHz. DSP is 520MHz.	LPOSC	0.8V	Active	Active	Active
Full Speed	The maximum frequency of CM4 is 149.625MHz. DSP is 299.25MHz.	LPOSC	0.65V			

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
Low Speed	The maximum frequency of CM33 is 99.75MHz. DSP is 149.625MHz.	LPOSC	0.55V	Active	Active	Active
Idle	The CM4/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Active
Sleep	The CM33/DSP power is turned off to achieve lower current consumption.	Not available	0.58V	Data kept	Idle	Power Off
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off

3.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, FreeRTOSConfig.h, as shown below.

- Enable the tickless feature by using the setting “#define configUSE_TICKLESS_IDLE 2”.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 10ms.

- The system goes into the **Sleep** state if the sleep time is more than 10ms.

- To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under <sdk_root>/doc for more information.
- The system goes into the **Idle** state if the sleep time is less than 10ms.




Figure 2. AB1585 FreeRTOS tickless feature flow

3.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M33) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB1585 HDK through a Keil IDE or an IAR workbench IDE. Therefore, all resources for CPU debugging are busy.

Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.

4. Power Modes and Current Measurement for AB1588

This section introduces the MCU system's power mode and low-power configuration.

- Power mode for the MCU is described in Section 4.1. "Power mode".
- The FreeRTOS low-power feature is described in Section 4.2 "Enabling the FreeRTOS low-power mode".

4.1. Power mode

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB1588 are summarized below and in Table 3.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM go into the lowest power state and the data is preserved.
 - All peripherals including I2C, UART, and SPI are powered off.
- RTC
 - Only RTC power is retained.
 - RAM goes into a power-down state and data is lost.

Table 3. The power modes for AB1588

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
High Speed	The maximum frequency of CM33 is 260MHz. DSP is 520MHz.	LPOSC	0.8V	Active	Active	Active
Full Speed	The maximum frequency of CM33 is 149.625MHz. DSP is 299.25MHz.	LPOSC	0.65V			
Low Speed	The maximum frequency of CM33 is 99.75MHz. DSP is 149.625MHz.	LPOSC	0.55V			

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
Idle	The CM33/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Active
Sleep	The CM33/DSP power is turned off to achieve lower current consumption.	Not available	0.58V	Data kept	Idle	Power Off
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off

4.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, FreeRTOSConfig.h, as shown below.

- Enable the tickless feature by using the setting “#define configUSE_TICKLESS_IDLE 2”.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 10ms.

- The system goes into the **Sleep** state if the sleep time is more than 10ms.
 - To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under <sdk_root>/doc for more information.
- The system goes into the **Idle** state if the sleep time is less than 10ms.

Figure 3 shows the tickless process for AB1588.




Figure 3. AB1588 FreeRTOS tickless feature flow

4.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M33) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB1588 HDK through a Keil IDE or an IAR workbench IDE. Therefore, all resources for CPU debugging are busy.

Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.

5. Power Modes and Current Measurement for AB1565

This section introduces the MCU system's power mode and low-power configuration.

Power mode for the MCU is described in Section 5.1. "Power mode".

The FreeRTOS low-power feature is described in Section 5.2. "Enabling the FreeRTOS low-power mode"

5.1. Power mode

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB1565 are summarized below and in Table 4.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM go into the lowest power state and the data is preserved.
 - All peripherals including I2C, UART, and SPI are powered off.
- RTC
 - Only RTC power is retained.
 - RAM goes into a power-down state and data is lost.

Table 4. The power modes for AB1565

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
High Speed	The maximum frequency of CM4 is 208MHz. DSP is 416MHz.	LPOSC	0.9V	Active	Active	Active
Full Speed	The maximum frequency of CM4 is 104MHz. DSP is 208MHz.	LPOSC	0.8V			

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
Idle	The CM4/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Active
Sleep	The CM4/DSP power is turned off to achieve lower current consumption.	Not available	0.8V	Data kept	Deep Power Down	Power Off
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off

5.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, `FreeRTOSConfig.h`, as shown below.

- Enable the tickless feature by using the setting `"#define configUSE_TICKLESS_IDLE 2"`.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 10ms.

- The system goes into the **Sleep** state if the sleep time is more than 10ms.
 - To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under `<sdk_root>/doc` for more information.
- The system goes into the **Idle** state if the sleep time is less than 10ms.




Figure 4. AB1565 FreeRTOS tickless feature flow

5.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M4) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB1565 HDK through a Keil IDE or an IAR workbench IDE. Therefore, all resources for CPU debugging are busy.

Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.

6. Power Modes and Current Measurement for AB1568

This section introduces the MCU system's power mode and low-power configuration.

- Power mode for the MCU is described in Section 6.1. "Power mode".
- The FreeRTOS low-power feature is described in Section 6.2 "Enabling the FreeRTOS low-power mode".

6.1. Power mode

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB1568 are summarized below and in Table 5.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM go into the lowest power state and the data is preserved.
 - All peripherals including I2C, UART, and SPI are powered off.
- RTC
 - Only RTC power is retained.
 - RAM goes into a power-down state and data is lost.

Table 5. The power modes for AB1568

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
High Speed	The maximum frequency of CM4 is 208MHz. DSP is 416MHz.	LPOSC	0.9V	Active	Active	Active
Full Speed	The maximum frequency of CM4 is 104MHz. DSP is 208MHz.	LPOSC	0.8V			
Low Speed	The maximum frequency of CM4 is 52MHz. DSP is 104MHz.	LPOSC	0.75V			

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	FLASH	Peripherals
Idle	The CM4/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Active
Sleep	The CM4/DSP power is turned off to achieve lower current consumption.	Not available	0.75V	Data kept	Deep Power Down	Power Off
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off	Power Off

6.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, FreeRTOSConfig.h, as shown below.

- Enable the tickless feature by using the setting “#define configUSE_TICKLESS_IDLE 2”.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 10ms.

- The system goes into the **Sleep** state if the sleep time is more than 10ms.
 - To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under <sdk_root>/doc for more information.
- The system goes into the **Idle** state if the sleep time is less than 10ms.

Figure 5 shows the tickless process for AB1568.




Figure 5. AB1568 FreeRTOS tickless feature flow

6.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M4) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB1568 HDK through a Keil IDE or an IAR workbench IDE. Therefore, all resources for CPU debugging are busy.

Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.

7. Power Modes and Current Measurement for AB155x

This section introduces the MCU system's power mode and low-power configuration.

- Power mode for the MCU is described in Section 7.1. "Power modes".
- The FreeRTOS low-power feature is described in Section 7.2. "Enabling the FreeRTOS low-power mode".

7.1. Power modes

A detailed description of how to switch the power mode can be found in the Sleep Manager module of the API Reference Manual under <sdk_root>/mcu/doc. The power modes for AB155x are summarized below and in Table 6.

- Active
 - The CPU and RAM are in an active state. Instructions can be executed and the peripheral access is active.
- Idle
 - The CPU goes into a clock-gated state to save core power. Internal and external interrupts can wake up the processor.
 - RAM (PSRAM and RAM) is in an idle state.
- Sleep
 - CPU power is turned off to save more power.
 - RAM and PSRAM (if any) go into the lowest power state and the data is preserved.
 - All peripherals including I2C, UART, and SPI are powered off.
- RTC
 - Only RTC power is retained.
 - RAM (PSRAM and RAM) goes into a power-down state and data is lost.

Table 6. The power modes for AB155x

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	PSRAM(*)	FLASH	Peripherals
High Speed	The maximum frequency of CM4 is 156MHz. DSP is 312MHz.	PLL	1.3V	Active	Active	Active	Active
Full Speed	The maximum frequency of CM4 is 78MHz. DSP is 156MHz.	LPOSC	1.1V				
Low Speed	The maximum frequency of CM4 is 26MHz. DSP is 52MHz.	LPOSC	0.9V				

Mode	Description	MCU clock source	V _{CORE} voltage minimum value	RAM	PSRAM(*)	FLASH	Peripherals
Idle	The CM4/DSP clock is gated to save core power.	Not available	Same as active state	Data kept	Idle	Idle	Active
Sleep	The CM4/DSP power is turned off to achieve lower current consumption.	Not available	0.7V	Data kept	Data kept	Deep Power Down	Power Off
RTC	Only RTC power is retained.	Not available	Not available	Power Off (Data Lost)	Power Off (Data Lost)	Power Off	Power Off
Off	-	Not available	Not available	Power Off (Data Lost)	Power Off (Data Lost)	Power Off	Power Off



Note: The information in this column is only for AB1558 which has PSRAM.

7.2. Enabling the FreeRTOS low-power mode

FreeRTOS provides a tick suppression option to enable lower power consumption when an idle task is scheduled.

To suspend the ticks, enable the tickless feature in each project's header file, FreeRTOSConfig.h, as shown below.

- Enable the tickless feature by using the setting “#define configUSE_TICKLESS_IDLE 2”.

There are two conditions in the tickless porting files (*) that are verified before going into the low-power state. The first condition is that no sleep lock is held by users (**). The second condition is to check if the sleep time is more than 10ms.

- The system goes into the **Sleep** state if the sleep time is more than 10ms.
 - To prevent the system from going into the **Sleep** state, the Sleep Manager module provides functions to lock or unlock the sleep mode. Refer to the API Reference Manual under <sdk_root>/doc for more information.
- The system goes into the **Idle** state if the sleep time is less than 10ms.

Figure 6. AB155x FreeRTOS tickless feature flow shows the tickless process for AB155x.




Figure 6. AB155x FreeRTOS tickless feature flow

7.2.1. Debugging limitations in FreeRTOS low-power mode

The MCU (Cortex-M4) is gated when the system goes into Sleep mode from the FreeRTOS idle task. The debugging identification information is stored in the Cortex-M4 ROM table and cannot be accessed when a debugging tool is attached to the AB155x EVK through a workbench IDE. Therefore, all resources for CPU debugging are busy. Because of this limitation, the Sleep mode must be disabled to allow debugging. To disable the Sleep mode:

- Call the Sleep Manager API, `hal_sleep_manager_lock_sleep(uint8_t handle_index)` to disable the Sleep mode.