

Realtime Monitor

Harry J. Wright

February 1, 2026



Contents

1	Summary	6
2	STM32F4 Pinout	7
2.1	LQFP	7
3	Boot Modes	9
3.1	Modes	9
3.2	Device Recovery	9
3.2.1	No Access Point (AP) Detected	9
4	Linker Script	10
4.1	Memory Map	10
4.1.1	Table	10
4.1.2	Memory Layout	10
4.2	Build Scripts	11
5	Debugging	12
5.1	Real-Time Transfer (RTT)	12
5.1.1	Embed.toml	12
5.1.2	defmt	13
5.1.3	Invalid Data Length	13
6	Time	14
6.1	Signal Generation (MHz)	14
6.2	Clock Configuration	14
6.3	Phased Locked Loop (PLL)	15
6.3.1	Frequency Derivation	15
6.4	Monotonic	16
7	Power	17
7.1	VBAT	17
7.1.1	Removal Side-Effects	17
7.2	Positive Supply Voltage	18
7.3	Ground	18
7.3.1	Analog References	18
7.3.2	Ground Reference Integrity	18
7.3.3	System Reference Summary	19
8	Internal Storage	20
8.1	Usage	20
8.2	Registers	21
8.3	Enablement	21

9	Hardware Interrupt	22
9.1	Dedicated Interrupts	22
9.2	Shared Interrupts	22
9.2.1	Lines 5–9	23
9.2.2	Lines 10–15	23
9.3	Graceful Handling	23
10	Exception Handling and Fault Management	24
10.1	Panic	24
10.1.1	The <code>panic_handler</code> Attribute	24
10.2	Cortex-M Runtime Exceptions	24
11	Timers	26
11.1	Peripherals	26
11.2	Heartbeat	26
12	ADC	28
12.1	Ratiometric Stability (VREFINT)	28
13	Application	30
13.1	Real-Time Interrupt-driven Concurrency (RTIC)	30
13.1.1	Tasks	30
13.2	Core Mechanisms	31
14	Module Parts	32
14.1	List	32
15	Power Interface	33
15.1	Signal Chain	34
15.2	High-Side Switch	34
16	Temperature Interface	36
17	pH Probe Interface	38
17.1	Signal Chain	38
17.1.1	Input & Bias	38
17.1.2	Stage 1: Unity Gain Buffer	38
17.1.3	Stage 2: Biased Inverting Amplifier	40
18	EC Probe Interface	41
18.1	Signal Path	42
18.1.1	Voltage-Excited TIA	42
18.2	Square Wave (2 kHz)	42
18.3	EC Probe Square Wave Guidelines	43
18.4	Pulse-Width Modulation	43
18.4.1	Timer Chain	43

List of Figures

1.1 STM32F4 clone.	6
2.1 STM32F4 pinout.	7
2.2 STM32F4 LQFP.	8
5.1 RTT Configuration using rtt_target	12
5.2 RTT Configuration using defmt	13
6.1 Signal lineage	14
6.2 Clock Configuration in Rust.	15
6.3 PLL Frequency Derivation Process	15
7.1 VBAT battery	17
11.1 STM32F4 timers.	26
11.2 Visualization of the system heartbeat and LED pulse cycles	27
15.1 Power circuit schematic	33
15.2 High-Side Switch	34
16.1 Temperature conditioning circuit	36
17.1 pH conditioning circuit	39
17.2 Diagram of a Unity Gain Buffer Configuration	39
18.1 EC conditioning circuit	41
18.2 Transimpedance Amplifier	42
18.3 2 kHz/0.5ms square wave	42

List of Tables

3.1	Boot Modes	9
4.1	Simplified memory layout from cargo objdump	10
8.1	The STM32 backup domain	21
9.1	Interrupt Groups (rows and columns switched)	22
12.1	ADC Features	28
13.1	RTIC Core Components and Their Roles	31
14.1	Consolidated and sorted electrical components	32
15.1	Comparison of Transistor Types for Sensor Power Gating	34
17.1	Buffered E-201 Probe Voltages vs pH	38

Listings

4.1	Memory configuration in Rust	10
4.2	Build configuration in Rust	11
8.1	Backup Domain Storage in Rust	20
8.2	VBAT configuration in Rust	21
9.1	Interrupt handler in Rust	23
13.1	RTIC task definition example	30
13.2	Conceptual expansion to an interrupt handler	30