|  |  |
| --- | --- |
| FPGA device selected: | xc6slx100 |
| Total Number of occupied Slices: | 15822 |
| Total Number of Slice Flip Flops: |  |
| Total Number of Slice LUTs: | 63288 |
| Cortex-M0 Number of occupied Slices: | 1269 |
| Cortex-M0 Number of Slice Flip Flops: | 842 |
| Cortex-M0 Number of Slice LUTs: | 3122 |
| Bridge Number of occupied Slices: |  |
| Bridge Number of Slice Flip Flops: |  |
| Bridge Number of Slice LUTs: |  |
| Best possible clock frequency: | 63.669MHz |