

TABLE 2.1 The ASCII Code

		0 000	1 001	2 010	3 011	4 100	5 101	6 110	7 111
0	0000	NULL	DCL	SP	0	@	P	^	p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	B	R	b	r
3	0011	ETX	DC3	#	3	C	S	c	s
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	'	7	G	W	g	w
8	1000	BS	CAN	(8	H	X	h	x
9	1001	HT	EM)	9	I	Y	i	y
A	1010	LF	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	;	K	[k	}
C	1100	FF	FS	,	<	L	\	l	
D	1101	CR	GS	-	=	M]	m	}
E	1110	SO	RS	.	>	N	^	n	~
F	1111	SI	US	/	?	O	_	o	DEL

3


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.2 The Digits Employed by Four Number Bases

System	Base	Set of Digits
Decimal	$b = 10$	$a = \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9\}$
Binary	$b = 2$	$a = \{0, 1\}$
Octal	$b = 8$	$a = \{0, 1, 2, 3, 4, 5, 6, 7\}$
Hexadecimal	$b = 16$	$a = \{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F\}$

4

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.2 Arithmetic shift operations

5

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.3 An algorithm for multiplication

- Step a. Set a counter to n .
- Step b. Clear the $2n$ -bit partial product register.
- Step c. Examine the rightmost bit of the multiplier (initially the least-significant bit). This bit is underlined in Table 2.3. If it is one, add the multiplicand to the n most-significant bits of the partial product.
- Step d. Shift the partial product one place to the right.
- Step e. Shift the multiplier one place to the right (the rightmost bit is, of course, lost).
- Step f. Decrement the counter and repeat from step c until the count is 0 after n cycles. The product is in the partial product register.

6

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.3 Mechanizing Unsigned Multiplication from Figure 2.3


Cycle	Multiplier = 1101 ₂		Multiplicand = 1010 ₂	
	Step	Counter	Multiplier	Partial Product
	a and b	4	1101	00000000
1	c	4	1101	10100000
1	d and e	4	0110	01010000
1	f	3	0110	01010000
2	c	3	0110	01010000
2	d and e	3	0011	00101000
2	f	2	0011	00101000
3	c	2	0011	11001000
3	d and e	2	0001	01100100
3	f	1	0001	01100100
4	c	1	0001	10000010
4	d and e	1	0000	10000010

© Cengage Learning 2014

TABLE 2.4 Demonstration of Booth's Algorithm

Step	Multiplier Bits	Partial Product
		000000000
Subtract multiplicand	1001 <u>10</u>	1000100000
Shift partial product right		1100010000
Do nothing	1001 <u>1</u>	1100010000
Shift partial product right		1110001000
Add multiplicand	10 <u>0</u> 1	10101101000
Shift partial product right		0010110100
Do nothing	<u>100</u> 11	0010110100
Shift partial product right		0001011010
Subtract multiplicand	<u>100</u> 11	1001111010
Shift partial product right		1100111101

© Cengage Learning 2014

FIGURE 2.4 The flowchart for restoring division

9


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.5 Example of Restoring Division for 10010100111

Step	Description	Partial Dividend	Divisor	Quotient
		01100111	00001001	00000000
1	Align	01100111	01001000	00000000
2	Subtract divisor from partial dividend	00011111	01001000	00000000
4	Result positive—shift in 1 quotient	00011111	01001000	00000001
5	Test for end			
6	Shift divisor one place right	00011111	00100100	00000001
2	Subtract divisor from partial dividend	—00000101	00100100	00000001
3	Restore divisor, shift in 0 in quotient	00011111	00100100	00000010
5	Test for end			
6	Shift divisor one place right	00011111	00010010	00000010
2	Subtract divisor from partial dividend	00001101	00010010	00000010
4	Result positive—shift in 1 in quotient	00001101	00010010	00000011
5	Test for end			
6	Shift divisor one place right	00001101	00001001	00000011
2	Subtract divisor from partial dividend	00000100	00001001	00000011
4	Result positive—shift in 1 in quotient	00000100	00001001	00001011
5	Test for end			

10

© 2014 Cengage Learning Engineering. All Rights Reserved.



11


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.6 An Example of Non-Restoring Division for 10010110011

Step	Description	Partial Dividend	Divisor	Quotient
		01100111	00001001	00000000
1	Align divisor	01100111	01001000	00000000
2	Subtract divisor from partial dividend	00011111	01001000	00000000
3	Shift divisor right	00011111	00100100	00000000
4	Test partial dividend—enter 1 in quotient and subtract divisor from partial dividend	−00000101	00100100	00000001
6	Test for end of process	−00000101	00100100	00000001
3	Shift divisor right	−00000101	00010010	00000001
5	Test partial dividend—enter 0 in quotient and add divisor to partial dividend	00001101	00010010	00000010
6	Test for end of process	00001101	00010010	00000010
3	Shift divisor right	00001101	00001001	00000010
4	Test partial dividend—enter 1 in quotient and subtract divisor from partial dividend	00000100	00001001	00000101
6	Test for end of process	00000100	00001001	00000101
3	Shift divisor right	00000100	0000100.1	00000101
4	Test partial dividend—enter 1 in quotient and subtract divisor from partial dividend	−0000000.1	0000100.1	00001011
6	Test for end of process	−0000000.1	0000100.1	00001011
7	Restore last divisor	00000100	0000100.1	00001011


12

© 2014 Cengage Learning Engineering. All Rights Reserved.



13

© 2014 Cengage Learning Engineering. All Rights Reserved.



14

© 2014 Cengage Learning Engineering. All Rights Reserved.


TABLE 2.7 IEEE Floating-Point Formats

	Single Precision	Double Precision (Single Extended)	Quad Precision (Double Extended)
Field width in bits			
S = sign	1	1	1
E = exponent	8	11	15
L = leading bit	1 (not stored)	1 (not stored)	1 (stored)
F = fraction	23	52	111
Total width	32	64	128
Exponent			
Maximum E	255	2047	32,767
Minimum E	0	0	0
Bias	127	1023	16,383
E_{\max}	127	1023	16,383
E_{\min}	-126	-1022	-16,382

S = sign bit (0 for a negative number, 1 for a positive number)
 L = leading bit (always 1 in a normalized, non-zero significand)
 F = fractional part of the significand
 The range of exponents is from the minimum $E + 1$ to the maximum $E - 1$.
 The number is represented by $-1^S \times 2^{E - \text{bias}} \times 1.F$.
 Zero is represented by the minimum exponent, $L = 0$, and $F = 0$, for all three formats.
 The maximum exponent, $E_{\max} + 1$ represents signed infinity for all three formats.


15

© 2014 Cengage Learning Engineering. All Rights Reserved.




16

© 2014 Cengage Learning Engineering. All Rights Reserved.




17

© 2014 Cengage Learning Engineering. All Rights Reserved.




18

© 2014 Cengage Learning Engineering. All Rights Reserved.




19

© 2014 Cengage Learning Engineering. All Rights Reserved.




20

© 2014 Cengage Learning Engineering. All Rights Reserved.




21

© 2014 Cengage Learning Engineering. All Rights Reserved.



22

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.14 The symbol for an AND gate**TABLE 2.8** Truth Table for the AND Gate

<i>B</i>	<i>A</i>	<i>C = A · B</i>	<i>C</i>	<i>B</i>	<i>A</i>	<i>D = A · B · C</i>
0	0	0	0	0	0	0
0	1	0	0	0	1	0
1	0	0	0	1	0	0
1	1	1	0	1	1	0
(a) Two-input AND gate			1	0	0	0
			1	0	1	0
			1	1	0	0
			1	1	1	1
			(b) Three-input AND gate			

TABLE 2.9 Truth Table for the OR Gate

B	A	$C = A + B$	C	B	A	$D = A + B + C$
0	0	0	0	0	0	0
0	1	1	0	0	1	1
1	0	1	0	1	0	1
1	1	1	0	1	1	1

(a) Two-input OR gate

C	B	A	$D = A + B + C$
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	1

(b) Three-input OR gate

© Cengage Learning 2014





FIGURE 2.16 The symbol and truth table for an inverter

(a) Symbol for inverter

A	\bar{A}
0	1
1	0


(b) Truth table of inverter

© Cengage Learning 2014

TABLE 2.10 Truth Table for AND and OR Gates with Both Constant and Variable Inputs


AND		OR	
Constant	Variable	Constant	Variable
$0 \cdot 0 = 0$	$A \cdot 0 = 0$	$0 + 0 = 0$	$A + 0 = A$
$0 \cdot 1 = 0$	$A \cdot 1 = A$	$0 + 1 = 1$	$A + 1 = 1$
$1 \cdot 0 = 0$	$A \cdot \bar{A} = 0$	$1 + 0 = 1$	$A + \bar{A} = 1$
$1 \cdot 1 = 1$	$A \cdot A = A$	$1 + 1 = 1$	$A + A = A$

© Cengage Learning 2014




29

© 2014 Cengage Learning Engineering. All Rights Reserved.



30

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.19 Three derived gates

31

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.11 Truth Table for the NOR Gate, NAND Gate, and Exclusive OR Gates

A	B	$C = A + B$		A	B	$C = \overline{A \cdot B}$		A	B	$C = A \oplus B$
0	0	1		0	0	1		0	0	0
0	1	0		0	1	1		0	1	1
1	0	0		1	0	1		1	0	1
1	1	0		1	1	0		1	1	0


(a) The NOR gate

(b) The NAND gate

(c) The XOR gate


32

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.20 Constructing an XOR circuit from AND, OR, and NOT gates


33

© 2014 Cengage Learning Engineering. All Rights Reserved.



34

© 2014 Cengage Learning Engineering. All Rights Reserved.



35


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.12 Truth Table for Figure 2.21

Inputs			Intermediate Values			Output
X	A	B	$P = A + B$	$Q = A \cdot B$	$R = (A + B) \cdot X$	$C = Q + R$
0	0	0	0	0	0	0
0	0	1	1	0	0	0
0	1	0	1	0	0	0
0	1	1	1	1	0	1
1	0	0	0	0	0	0
1	0	1	1	0	1	1
1	1	0	1	0	1	1
1	1	1	1	1	1	1


36

© 2014 Cengage Learning Engineering. All Rights Reserved.



37

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.22 The two-bit adder (the half adder)


38


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.13
Truth Table of a Half Adder

A	B	Sum	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

© Cengage Learning 2014





41


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.14 Truth Table for the Circuit of Figure 2.24

Inputs			Full Adder		Full Adder Circuit				
C_{in}	A	B	C_{out}	Sum	Carry1	Sum1	Sum2	Carry2	C_{out}
0	0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	1	1	0	0
0	1	0	0	1	0	1	1	0	0
0	1	1	1	0	1	0	0	0	1
1	0	0	0	1	0	0	1	0	0
1	0	1	1	0	0	1	0	1	1
1	1	0	1	0	0	1	0	1	1
1	1	1	1	1	1	0	1	0	1


42

© 2014 Cengage Learning Engineering. All Rights Reserved.




43

© 2014 Cengage Learning Engineering. All Rights Reserved.




44

© 2014 Cengage Learning Engineering. All Rights Reserved.




45

© 2014 Cengage Learning Engineering. All Rights Reserved.



46

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.28 Application of a decoder

47

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.15 The Decoder

Inputs			Outputs							
A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

48

© 2014 Cengage Learning Engineering. All Rights Reserved.






FIGURE 2.31 The majority logic circuit

51


© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.16 Truth Table for the Majority Logic Circuit of Figure 2.31

Inputs			Intermediate Values			Output
A	B	C	$P = A \cdot B$	$Q = B \cdot C$	$R = A \cdot C$	$F = P + Q + R$
0	0	0	0	0	0	0
0	0	1	0	0	0	0
0	1	0	0	0	0	0
0	1	1	0	1	0	1
1	0	0	0	0	0	0
1	0	1	0	0	1	1
1	1	0	1	0	0	1
1	1	1	1	1	1	1


52

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.32 The 3-of-4 detector


53

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.33 The priority circuit


54

© 2014 Cengage Learning Engineering. All Rights Reserved.



55

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.34 Feedback in a logic circuit

56

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.17 Truth Table for the Circuit in Figure 2.34

Inputs			Output
<i>R</i>	<i>S</i>	<i>Q</i>	<i>Q</i> ⁺
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	?
1	1	1	?

© Cengage Learning 2014

57

© 2014 Cengage Learning Engineering. All Rights Reserved.


TABLE 2.18 An Alternative Truth Table for the RS Latch

Inputs		Output	Description
<i>R</i>	<i>S</i>	<i>Q</i> ⁺	
0	0	<i>Q</i>	No change
0	1	1	Set output to 1
1	0	0	Reset output to 0
1	1	X	Forbidden ¹⁷

© Cengage Learning 2014

58

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.35 RS latch constructed from two cross-coupled NAND gates

59

© 2014 Cengage Learning Engineering. All Rights Reserved.


TABLE 2.19 Truth Table for an RS Latch Constructed from NAND Gates

Inputs		Output	Comment
R	S	Q^+	
0	0	X	Forbidden
0	1	1	Reset output to 0
1	0	0	Set output to 1
1	1	Q	No change

60


© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.36 The clocked RS flip-flop



61


© 2014 Cengage Learning Engineering. All Rights Reserved.



A two-input arbiter circuit


62

© 2014 Cengage Learning Engineering. All Rights Reserved.




63

© 2014 Cengage Learning Engineering. All Rights Reserved.




64

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.39 Timing diagram conventions


65

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.40 Capturing the output of a system


66

© 2014 Cengage Learning Engineering. All Rights Reserved.




67

© 2014 Cengage Learning Engineering. All Rights Reserved.




68

© 2014 Cengage Learning Engineering. All Rights Reserved.




69

© 2014 Cengage Learning Engineering. All Rights Reserved.




70

© 2014 Cengage Learning Engineering. All Rights Reserved.




71

© 2014 Cengage Learning Engineering. All Rights Reserved.




72

© 2014 Cengage Learning Engineering. All Rights Reserved.




75

© 2014 Cengage Learning Engineering. All Rights Reserved.




76

© 2014 Cengage Learning Engineering. All Rights Reserved.




77

© 2014 Cengage Learning Engineering. All Rights Reserved.




78

© 2014 Cengage Learning Engineering. All Rights Reserved.



79

© 2014 Cengage Learning Engineering. All Rights Reserved.



80

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.21

Relationship Between
JK Inputs and Conditions
 C_1 to C_4

J	K	Condition
0	0	C_1
0	1	C_2
1	0	C_3
1	1	C_4

© Cengage Learning 2014

TABLE 2.22

Excitation Table of a JK
Flip-Flop

Inputs		Transition
J	K	$Q \rightarrow Q^*$
0	d	$0 \rightarrow 0$
1	d	$0 \rightarrow 1$
d	1	$1 \rightarrow 0$
d	0	$1 \rightarrow 1$

© Cengage Learning 2014

TABLE 2.23 Truth Table for a Synchronous Counter

Count	Output			Next State			J, K Inputs Required to Force Transition					
	Q_c	Q_b	Q_a	Q_c	Q_b	Q_a	J_c	K_c	J_b	K_b	J_a	K_a
0	0	0	0	0	1	0	0	d	1	d	0	d
2	0	1	0	1	0	0	1	d	d	1	0	d
4	1	0	0	1	1	0	d	0	1	d	0	d
6	1	1	0	1	1	1	d	0	d	0	1	d
7	1	1	1	1	0	1	d	0	d	1	d	0
5	1	0	1	0	1	1	d	1	1	d	d	0
3	0	1	1	0	0	0	0	d	d	1	d	1
1	0	0	0	0	1	0	0	d	1	d	0	d

© Cengage Learning 2014

83

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.24 Truth Tables for the J, K Inputs for the System of Table 2.23


Q_c	Q_b	Q_a	J_c	Q_c	Q_b	Q_a	K_c	Q_c	Q_b	Q_a	J_b	Q_c	Q_b	Q_a	K_b	Q_c	Q_b	Q_a	J_a	Q_c	Q_b	Q_a	K_a
0	0	0	0	0	0	0	d	0	0	0	1	0	0	0	d	0	0	0	0	0	0	0	d
0	0	1	x	0	0	1	x	0	0	1	x	0	0	1	x	0	0	1	x	0	0	1	x
0	1	0	1	0	1	0	d	0	1	0	d	0	1	0	1	0	1	0	0	0	1	0	d
0	1	1	0	0	1	1	d	0	1	1	d	0	1	1	1	0	1	1	d	0	1	1	1
1	0	0	d	1	0	0	0	1	0	0	1	1	0	0	d	1	0	0	0	1	0	0	d
1	0	1	d	1	0	1	1	1	0	1	1	1	0	1	d	1	0	1	d	1	0	1	0
1	1	0	d	1	1	0	0	1	1	0	d	1	1	0	0	1	1	0	1	1	1	0	d
1	1	1	d	1	1	1	0	1	1	1	d	1	1	1	1	1	1	1	d	1	1	1	0

© Cengage Learning 2014

84

© 2014 Cengage Learning Engineering. All Rights Reserved.


FIGURE 2.54 Karnaugh maps for Table 2.23



85


© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.55 Circuit of the synchronous counter of Table 2.23




86

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.56 The tristate gate (tristate buffer)

87


© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.57 Registers and buses

88

© 2014 Cengage Learning Engineering. All Rights Reserved.


FIGURE 2.58 Controlling the bus



89

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE 2.59 The registers, buses, and ALU



90

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE 2.25 Microinstructions

Operation	Bus Driver Enables									Register Clocks				ALU Control	
	ER0 _A	ER0 _B	ER1 _A	ER1 _B	ER2 _A	ER2 _B	ER3 _A	ER3 _B	E _{ALU}	C ₀	C ₁	C ₂	C ₃	FC1	FC2
ADD R2, R1	0	0	1	0	0	1	0	0	1	0	0	1	0	0	0
SUB R2, R0	1	0	0	0	0	1	0	0	1	0	0	1	0	0	1
MOVE R1, R0	1	1	0	0	0	0	0	0	1	0	1	0	0	1	1





FIGURE P2.38



93

© 2014 Cengage Learning Engineering. All Rights Reserved.

TABLE P2.39


Condition	X	Y	Z
$A > B$	1	0	0
$A < B$	0	1	0
$A = B$	0	0	1

© Cengage Learning 2014

94

© 2014 Cengage Learning Engineering. All Rights Reserved.


FIGURE P2.40



95


© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE P2.41




96

© 2014 Cengage Learning Engineering. All Rights Reserved.



97

© 2014 Cengage Learning Engineering. All Rights Reserved.



98

© 2014 Cengage Learning Engineering. All Rights Reserved.

FIGURE P2.51




FIGURE P2.52

