Computer Organization & Architecture (COA) GTU # 3140707




Unit-6 Pipeline & Vector Processing



Prof. Krunal D. Vyas
Computer Engineering Department
Darshan Institute of Engineering & Technology,

Rajkot Krunal.vyas@darshan.ac.in

9601901005







- Flynn's taxonomy
- Parallel Processing
- Pipelining
- Arithmetic Pipeline
- Instruction Pipeline
- RISC Pipeline
- Vector Processing
- Array Processors
- Questions asked in GTU exam










Flynn's taxonomy



Flynn's taxonomy





Single Instruction Single Data & Single Instruction Multiple Data

Single Instruction Single Data (SISD)

- □ SISD represents the organization of a single computer containing a control unit, a processor unit, and a memory unit.
- ☐ Instructions are executed sequentially and the system may or may not have internal parallel processing capabilities.

Single Instruction Multiple Data (SIMD)

- □ SIMD represents an organization that includes many processing units under the supervision of a common control unit.
- ☐ All processors receive the same instruction from the control unit but operate on different items of data.



Multiple Instruction Single Data & Multiple Instruction Multiple Data

Multiple Instruction Single Data (MISD)

- ☐ There is no computer at present that can be classified as MISD.
- ☐ MISD structure is only of theoretical interest since no practical system has been constructed using this organization.

Multiple Instruction Multiple Data (MIMD)

- ☐ MIMD organization refers to a computer system capable of processing several programs at the same time.
- ☐ Most multiprocessor and multicomputer systems can be classified in this category.
- ☐ Contains multiple processing units.
- ☐ Execution of multiple instructions on multiple data.







Parallel Processing



Parallel Processing

- □ Parallel processing is a term used to denote a large class of techniques that are used to provide simultaneous data-processing tasks for the purpose of increasing the computational speed of a computer system.
- □ Purpose of parallel processing is to speed up the computer processing capability and increase its throughput.
- ☐ Throughput:

The amount of processing that can be accomplished during a given interval of time.





Pipelining




Pipelining

- □ Pipeline is a technique of decomposing a sequential process into sub operations, with each sub process being executed in a special dedicated segment that operates concurrently with all other segments.
- ☐ A pipeline can be visualized as a collection of processing segments through which binary information flows.
- ☐ Each segment performs partial processing dictated by the way the task is partitioned.
- ☐ The result obtained from the computation in each segment is transferred to the next segment in the pipeline.
- ☐ The registers provide isolation between each segment.
- ☐ The technique is efficient for those applications that need to repeat the same task many times with different sets of data.




Pipelining example





Pipelining

☐ General structure of four segment pipeline





Space-time Diagram

| Segment | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|---------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|
| 1 | | | | | | | | | | | | | | | | |
| 2 | | | | | | | | | | | | | | | | |
| 3 | | | | | | | | | | | | | | | | |
| 4 | | | | | | | | | | | | | | | | |

Non Pipelined Architecture

| Segment | 1 | 2 | 3 | 4 | 5 | 6 | 7 | Clock cycles |
|---------|---|---|---|---|---|---|---|------------------------|
| 1 | | | | | | | | Clock cycles |
| 2 | | | | | | | | Pipelined Architecture |
| 3 | | | | | | | | Tipelined Architecture |
| 4 | | | | | | | | |



Speedup

Speedup of a pipeline processing over an equivalent non-pipeline processing is defined by the ratio nt_n

 $S = \frac{nt_n}{(k+n-1)t_p}$

If number of tasks in pipeline increases w.r.t. number of segments then n becomes larger than k-1, under this condition speedup becomes

$$S = \frac{nt_n}{nt_p} = \frac{t_n}{t_p}$$

Assuming time to process a task in pipeline and non-pipeline circuit is same then

$$S = \frac{kt_p}{t_p} = k$$

▶ Theoretically maximum speedup achieved is the number of segments in the pipeline.







Arithmetic Pipeline



Arithmetic Pipeline

- Usually found in high speed computers.
- Used to implement floating point operations, multiplication of fixed point numbers and similar operations.
- **Example:**
- Consider an example of floating point addition and subtraction.

$$X = A \times 10^a$$
$$Y = B \times 10^b$$

▶ A and B are two fractions that represent the mantissas and a and b are the exponents.



Example of Arithmetic Pipeline

☐ Consider the two normalized floating-point numbers:

$$X = 0.9504 \times 10^3 \quad Y = 0.8200 \times 10^2$$

- ☐ Segment-1: The larger exponent is chosen as the exponent of result.
- ☐ Segment-2: Aligning the mantissa numbers

$$X = 0.9504 \times 10^3 \quad Y = 0.0820 \times 10^3$$

☐ Segment-3: Addition of the two mantissas produces the sum


$$Z = 1.0324 \times 10^3$$

☐ Segment-4: Normalize the result

$$Z = 0.10324 \times 10^4$$

- ☐ The sub-operations that are performed in the four segments are:
 - 1. Compare the exponents
 - 2. Align the mantissas
 - 3. Add or subtract the mantissas
 - 4. Normalize the result









Instruction Pipeline



Instruction Pipeline

- ☐ In the most general case, the computer needs to process each instruction with the following sequence of steps
 - 1. Fetch the instruction from memory.
 - 2. Decode the instruction.
 - 3. Calculate the effective address.
 - 4. Fetch the operands from memory.
 - 5. Execute the instruction.
 - 6. Store the result in the proper place.
- ☐ Different segments may take different times to operate on the incoming information.
- ☐ Some segments are skipped for certain operations.
- ☐ The design of an instruction pipeline will be most efficient if the instruction cycle is divided into segments of equal duration.




Instruction Pipeline

- ☐ Assume that the decoding of the instruction can be combined with the calculation of the effective address into one segment.
- Assume further that most of the instructions place the result into a processor registers so that the instruction execution and storing of the result can be combined into one segment.
- ☐ This reduces the instruction pipeline into four segments.
 - 1. FI: Fetch an instruction from memory
 - 2. DA: Decode the instruction and calculate the effective address of the operand
 - 3. FO: Fetch the operand
 - 4. EX: Execute the operation



Four segment CPU pipeline





Space-time Diagram

| Step: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|----------------------|----|----|----|----|----|----|----|----|---|----|----|----|----|
| Instruction 1 | FI | D | FO | Е | | | | | | | | | |
| 2 | | A | | X | | | | | | | | | |
| 3 | | FI | D | FO | E | | | | | | | | |
| 4 | | | A | | X | | | | | | | | |
| | | | FI | D | FO | E | | | | | | | |
| 5 | | | | A | | X | | | | | | | |
| 6 | | | | FI | D | FO | Е | | | | | | |
| 7 | | | | | A | | X | | | | | | |
| | | | | | FI | D | FO | Е | | | | | |
| | | | | | | A | | X | | | | | |
| | | | | | | FI | D | FO | Е | | | | |
| Prof. Krunal D. Vyas | | | | | | | A | | X | | | | |

Space-time Diagram

| S | tep: | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 |
|-------------------|------|----|----|--------|--------|--------|--------|----|----|----|----|----|----|----|
| Instruction | n 1 | FI | D | FO | Е | | | | | | | | | |
| | 2 | | A | | X | | | | | | | | | |
| (Branch | 3 | | FI | D A | FO | E X | | | | | | | | |
| | 5 | | | FI | D A | FO | E X | | | | | | | |
| | 6 | | | | FI | _ | - | FI | D | FO | Е | | | |
| | 7 | | | | | | | | A | | X | | | |
| | | | | | | _ | - | - | FI | D | FO | E | | |
| | | | | | | | | | | A | | X | | |
| | | | | | | | | | | FI | D | FO | Е | |
| Prof. Krunal D. V | yas | | | | | | | | | | Α | | X | |

Pipeline Conflict & Data Dependency

Pipeline Conflict

- ☐ There are three major difficulties that cause the instruction pipeline conflicts.
 - 1. Resource conflicts caused by access to memory by two segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories.
 - 2. Data dependency conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
 - 3. Branch difficulties arise from branch and other instructions that change the value of PC.

Data Dependency

- ☐ Data dependency occurs when an instruction needs data that are not yet available.
- ☐ Pipelined computers deal with such conflicts between data dependencies in a variety of ways as follows:
 - 1. Hardware Interlocks
 - 2. Operand forwarding
 - 3. Delayed load



Handling Branch Instructions

- ☐ The branch instruction breaks the normal sequence of the instruction stream, causing difficulties in the operation of the instruction pipeline.
- ☐ Hardware techniques available to minimize the performance degradation caused by instruction branching are as follows:
 - Pre-fetch target
 - Branch target buffer
 - Loop buffer
 - Branch prediction
 - Delayed branch







RISC Pipeline



RISC Pipeline (Three segment instruction pipeline)

- ☐ Because of the fixed-length instruction format, the decoding of the operation can occur at the same time as the register selection.
- ☐ Since all the operands are in registers, there is no need for calculating an effective address or fetching of operands from memory.
- ☐ RISC has main two facilities:
 - ☐ Single-cycle instruction execution
 - Compiler support
- ☐ Mainly three types of instructions in RISC:
 - 1. Data manipulation instructions
 - 2. Data transfer instructions
 - 3. Program control instructions
- ☐ The instruction cycle can be divided into three sub-operations and implemented in three segments:
 - ☐ I : Instruction fetch
 - ☐ A : ALU operation
 - ☐ E : Execute instruction



Delayed Load

Pipeline timing with data conflict

R1

Load

R2

Add

R1+R2

Store

| 1 | 2 | 3 | 4 | 5 | 6 |
|---|---|---|---|---|---|
| I | A | Е | | | |
| | I | A | Е | | |
| | | I | A | Е | |
| | | | I | A | Е |

| Clock | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|----------------------|---|---|---|---|---|---|---|
| cycles: Load | Ι | A | Е | | | | |
| R1 Load | | I | A | Е | | | |
| No-operation | | | I | A | Е | | |
| Add | | | | I | A | Е | |
| R1+R2 Store R3 | | | | | I | A | Е |

Pipeline timing with delayed load



Clock

R3


Delayed Branch

| Clock | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
|--------------------|---|---|---|---|---|---|---|---|---|----|
| cycle: Load | Ι | A | Е | | | | | | | |
| R1 Increment R2 | | I | A | Е | | | | | | |
| Add | | | I | A | Е | | | | | |
| R3+R4 Subtract | | | | I | A | E | | | | |
| R6-R5 Branch to | | | | | I | A | Е | | | |
| X No operation | | | | | | I | A | Е | | |
| No operation | | | | | | | I | A | Е | |
| Instruction in X | | | | | | | | Ι | A | Е |

Using no-operation instructions



Delayed Branch



Rearranging the instructions







Vector Processing



Vector Processing

- ☐ In many science and engineering applications, the problems can be formulated in terms of vectors and matrices that lend themselves to vector processing.
- Applications of Vector processing
 - 1. Long-range weather forecasting
 - 2. Petroleum explorations
 - 3. Seismic data analysis
 - 4. Medical diagnosis
 - 5. Aerodynamics and space flight simulations
 - 6. Artificial intelligence and expert systems
 - 7. Mapping the human genome
 - 8. Image processing

Matrix Multiplication

☐ Matrix multiplication is one of the most computational intensive operations performed in computers with vector processors.

Podicated Totality Compileted Classes

Vector Processing


- An n x m matrix of numbers has n rows and m columns and may be considered as constituting a set of n row vectors or a set of m column vectors.
- Consider, for example, the multiplication of two 3x3 matrices A and B.

$$\begin{bmatrix} a_{11} & a_{12} & a_{13} \\ a_{21} & a_{22} & a_{23} \\ a_{31} & a_{32} & a_{33} \end{bmatrix} \times \begin{bmatrix} b_{11} & b_{12} & b_{13} \\ b_{21} & b_{22} & b_{23} \\ b_{31} & b_{32} & b_{33} \end{bmatrix} = \begin{bmatrix} c_{11} & c_{12} & c_{13} \\ c_{21} & c_{22} & c_{23} \\ c_{31} & c_{32} & c_{33} \end{bmatrix}$$


▶ The product matrix C is a 3 x 3 matrix whose elements are related to the elements of A and B by the inner product:

$$c_{ij} = \sum_{k=1}^{3} a_{ik} \times b_{kj}$$

► The total number of multiplications or additions required to compute the matrix product is 9 x 3 = 27.



Memory Interleaving










Array Processors




Array Processors

- ☐ An array processor is a processor that performs computations on large arrays of data.
- ☐ Two different types of processors
 - 1. Attached array processor: It is an auxiliary processor attached to a general-purpose computer.
 - 2. SIMD array processor: It is a processor that has a single-instruction multiple-data organization.
- Attached array processor:





SIMD Array Processor









Questions asked in GTU exam



Questions asked in GTU exam

- 1. Discuss four-segment instruction pipeline with diagram(s).
- 2. Explain Flynn's taxonomy for classifying parallel processors. Explain each class.
- 3. Draw space-time diagram for 4-segment pipeline with 8 tasks.
- 4. What is speedup? Derive the equation of speedup for k-segment pipeline processing for task.
- 5. Write note on memory interleaving
- 6. Compare SIMD and MIMD.
- 7. Explain pipeline processing conflict.
- 8. Explain vector operation.
- 9. Explain parallel processing.



Questions asked in GTU exam

- 10. Explain pipelining. How does it enhance the CPU performance?
- 11. Explain Vector Processing.
- 12. Describe SIMD array processor.
- 13. Explain Delay load.
- 14. Explain term: Pipeline Conflict.
- 15. State any two solutions for handling branch difficulties.
- 16. What do you mean by speed-up in context of pipelining?
- 17. Data dependency

