ALU Arithmetic & Logic Unit


CU Control Unit

Logic Gates

AND (.)

A — (grat	Truth	Table	(4) VAL
B Herry and of The	A:	В	THE
Algebraic Function = AB	0	1	. 0
author the both Report is	1:0	1	01nOA

OR(+)




NOT(0- \rightarrow 1,1 \rightarrow 0)

3) NOT GATE	
	- A
The output well be 'o'	"if input is '1' and output will respectively.
be '1' of suput is '0	respectively.
No X	Touth Table
	A X
Algebraic Function = A	0 1
0	1 √ 1 Good Paper

NAND(NOT+AND)

A-	Touth	Table:	518
B- Short Hod soil 19 101 to	A	B	X
the state of the s	110	O	1
Algebraic Function: x=(AB)'	0	1	1
(1) ud helmagrass al	1.51 1.09	90 00	1
	1	1	0

NOR(NOT+OR)



Exclusive OR(or XOR)

XOR GATE			3 3 9 3 4		ALL
d dienal	a vi	change	Touth	Table	The es
A	X	0 0	A	8	X
8-11			0	0	0
Lariblid	Interested	ase fairl	a do to	1 001	1.
Algebraic	Function =	X=A+B	simo 1 do	0 100	ib I le
0	verteurs.		of ben 1	ndilater.	0
		A'B+ f	3'A		1
					12.33

Exclusive NOR

Exclusive NOR				
	Sec	Truth	Table	- 1
A - H ×	1	A	В	X
8-#		0	0	1
		0	1	0
Algebraic Function = X = (A B)'		. 1	3 0	ð
or	1	1	1	1
X = A'B' + AB				

Micro-operation(Operation that can be performed on the data stored in register.)

Types of Micro-operation:

Arithmetic

Logic

Shift

Multiplexer: 2ⁿ inputs has "N" selective lines.

It's also known as MUX.

wto	Select pins	Inp	#	Output	
time doubut lading (a)	1.0	00	01	The OL	
and franchised to the	101	.0	12	eig atab	
3—	1	1	0	1. and	
S1 SO (select pins)	1	1	1	1	

Tri state buffer

A tri-state buffer is a type of digital electronic component that can exist in one of three states: high (1), low (0), or high impedance (Z). The high impedance state effectively disconnects the buffer from the circuit, allowing multiple outputs to be connected to a single line without interference. Here's a more detailed explanation:

Tri-State Buffer


States:

- 1. **High (1):** The buffer outputs a high voltage level, representing a binary 1.
- 2. Low (0): The buffer outputs a low voltage level, representing a binary 0.
- 3. **High Impedance (Z):** The buffer is in a high impedance state, essentially disconnected from the circuit, allowing other components to drive the line.

Control Line:

A tri-state buffer has an additional control line (enable line) that determines its output state:


- Enabled (Control Line Active): The buffer outputs either high (1) or low (0) based on the input.
- **Disabled (Control Line Inactive):** The buffer goes into high impedance (Z) state, effectively disconnecting from the circuit.




Decoder:

The circuit which change the binary informe	ition Pato 2"
output known as decoder.	Asobl
The binary information is passed in the form	of N 9mput
The second secon	la det
In simple word the decoder 95 reverse of &	
The diagram of decoder is as follow:	+ /
Note 24 Id as front of enough selection	
Nimput Decodes 2 output line and one	क्षेत्र क


Half Adder (XOR+AND GATES ARE USED)



Full Adder (2 Half Adder+ OR gate)



Types of Addressing of Memory



Direct & Indirect Addressing of Memory


	15	14 12	11 (0
22	0	ADD	457	

- A direct address instruction is placed at address 22 in memory.
- ☐ The I bit is 0, so the instruction is recognized as a direct address instruction.
- The opcode specifies an ADD instruction, and the address part is the binary equivalent of 457.
- The control finds the operand in memory at address 457 and adds it to the content of AC.

	15	14 12	11 0
35	1	ADD	300

- ☐ The instruction in address 35 has a mode bit
 I = 1, recognized as an indirect address instruction.
- □ The address part is the binary equivalent of 300.
- ☐ The control goes to address 300 to find the address of the operand.
- ☐ The address of the operand in this case is 1350.
- ☐ The operand found in address 1350 is then added to the content of AC.

Computer Registers



Types of Computer Instruction:

1. Memory Reference Instruction

ADD: add the content of memory to AC

AND: AND the content of memory to AC

LDA: Load memory word to AC

STA: store the content of AC in memory

BUN: Branch Unconditionally

BSA: Branch and Save return address

ISZ: Increment and skip if zero

2. Register Reference Instruction

CLA: Clear AC

CLE: clear E

CMA: complement AC

CME: complement W

CIR: Circulate Right AC and E

CIL: Circulate left AC and E

INC: Increment AC

SPA: skip next instruction if AC is positive

SNA: skip next instruction if AC is negative

SZA: skip next instruction if AC is Zero

SZE: skip next instruction if E is zero

HLT: halt computer

3. Input output instruction

INP: Input character to AC

OUT: Output character to AC

SKI: Skip on input flag

SKO: skip on output flag

ION: interrupt on

IOF: interrupt off

Parts of CPU:

1. Arithmetic Logic Unit (ALU)

Definition: Performs arithmetic and logical operations, such as addition, subtraction, AND, OR, and NOT.

2. Control Unit (CU)

Definition: Directs the operation of the processor by fetching, decoding, and executing instructions from memory.

3. Registers

Definition: Small, high-speed storage locations within the CPU used to temporarily hold data and instructions.

4. Cache Memory

Definition: A small, high-speed memory located close to the CPU to reduce the time needed to access frequently used data and instructions.

5. Bus Interface

Definition: Facilitates communication between the CPU and other components, such as memory and I/O devices.

6. Instruction Decoder

Definition: Interprets binary instructions fetched from memory and translates them into signals that control other parts of the CPU.

7. Floating Point Unit (FPU)

Definition: Handles complex arithmetic operations involving floating-point numbers.

8. Memory Management Unit (MMU)

Definition: Manages memory access and translation of virtual memory addresses to physical addresses.