

# Msg Digest Algorithm

## MD5 logic

- The algo takes variable length msg as i/p, & produces 128-bit msg digest.
- The i/p is processed in 512-bit block.

### step:1 Append padding bits $\Rightarrow$

- The msg is padded so that its length in bits is congruent to  
 $\text{length} = 448 \text{ modulo } 512$
- That is length of the padded msg is 64 bits less than an integer multiple of 512 bits.
- Padding is always added even if the msg is already of desired length.

eg. if msg is 448 bits long  
it is padded by 512 bits

So length is 960 bits.

- padding bits range is 1 to 512
- padding contains 1 followed by 0's  
1000 . . . . . 00000000


## Step: 2 Append length

- A 64 bit representation of the length bits of the original msg (before padding) is appended to the result of step 1.  
(LSB first)
- If original length is greater than  $2^{64}$  then only low order 64-bits of length used.
- Thus field contains length of original msg modulo  $2^{64}$ ,

$$\text{original msg length mod } 2^{64}$$

$\Rightarrow$  The outcome of first 2-step yield a that is an integer multiple of 512 bits in length.

$\Rightarrow$  The expanded msg is represented as the sequence of 512 bit blocks  $y_0, y_1, \dots$   
So total length of  $L \times 512$  bits,  
↓  
expanded msg





### Step 3 - Initialize MD Buffer

- A 128 bit buffer is used to hold intermediate & final result of hash function.
  - The buffer can be represented as 4-32 bits regi. A, B, C & D,  $32 \times 4 = 128 \text{ bits}$
- These registers are initialized to the following 32 bit integers (hex values)

$$A = 67452301$$

$$B = \text{EFCDA B 89}$$

$$C = 98 \text{ BA DC FE}$$

$$D = 1032 5476$$

These values are stored in little endian format, that is least sig. byte is stored in the low addr. position.

- As 32 bit strings these IV appears as

$$\text{word A} = 01 \ 22 \ 45 \ 67$$

$$\text{word B} = 89 \ \text{AB} \ \text{CD} \ \text{EF}$$

$$\text{word C} = \text{FE} \ \text{DC} \ \text{BA} \ 98$$


$$\text{word D} = 76 \ 54 \ 32 \ 10$$

Step 4: Process msg in 512 bits  
or 16 word blocks

- The heart of the algo is compression fun. that consists of 4 rounds of processing.

This module is labeled as MD5

- The four rounds has similar structure but each uses a <sup>diff.</sup> ~~similar~~ primitive logic function. referred as F, G, H, I in the specification



$+$  is mod  $2^{32}$

MD5 processing of single 512 bit block  
(MD5 compression function)

$IV$  = Initial value of ABCD buffer

$Y_q$  = the  $q^{th}$  512 bit block of msg.

$L$  = no. of blocks in msg including padding & length field.

$CV_q$  = chaining variable processed with  $q^{th}$  of msg

$RFX$  = round function using primitive function  $X$ .

$MD$  = final msg digest value

$SUM_{32}$  = Addition modulo  $2^{32}$  performed separately on each word of the pair of i/p.

→ each round takes 512 bit block (being processed, & 128-bit buffer value ABCD & updates contents buffer.



- Each round also makes use of one  $4^{\text{th}}$  ( $\frac{1}{4}$ ) of 64 element table

$T[1 \dots 64]$ ,

$T$  is constructed from Sine function

The  $i^{\text{th}}$  element of  $T$ , i.e.  $T[i]$ ,

has a value equal to the

integer part of  $\left( 2^{32} \times \text{abs}(\text{sine}(i)) \right)$

where  $i$  is in radians

→ because  $\text{abs}(\text{sine}(i))$  is a number

bet<sup>n</sup> 0 & 1

- The table provides randomized set of 32 bit patterns which should eliminates any irregularities in the i/p data

→ The o/p of  $4^{\text{th}}$  round is added to i/p of 1<sup>st</sup> round to produce  $CV_{q+1}$

The addition is done independently for each of the 4 words  
(+ is mod  $2^{32}$ )



Step 5

After all  $L$  512 bits blocks have been  
the o/p from  $L^{\text{th}}$  stage (last stage)  
the 128 bit msg digest

## MDS Compression function

→ detail at the logic of each 4 rounds of the processing 512-bit block.

→ Each round consist of seq of 16 steps operating on the buffer ABCD.

Each step is of the form

$$a \leftarrow b + ((a + g(b, c, d) + X[k] + T[i]) \lll s)$$

$a, b, c, d =$  four <sup>→ 1 word 32 bit</sup> words of buffer, in a specified order that varies across steps

$g$  = one of the primitive func F, G, H, I

$\lll s =$  Circular left shift of 32-bit argument by  $s$  bits


$X[k] = M[g \times 16 + k] \Rightarrow$   
 $k^{\text{th}}$  32 bit word in  $g^{\text{th}}$  512 bit block of msg.

$T[i] =$   $i^{\text{th}}$  32 bit word in matrix  $T$ .

$+$  = addition modulo  $2^{32}$

steps of operation

$32 \times 4 = 128 \text{ bit}$



MDS operation single step

$CLS_s$   
Circular left  
shift by  $s$  bits



- One of the four primitive logical functions used for each ~~round~~ of four rounds
- each primitive function (F, H, G, I) takes 3 - 32 bit words as i/p & produces 32 bit word as o/p
- Each function performs a set of bitwise operations:

Round	primitive function	operation
1	$F(b, c, d)$	$g(b, c, d)$ $(b \wedge c) \vee (\bar{b} \wedge d)$
2	$G(b, c, d)$	$(b \wedge c) \vee (c \wedge d)$
3	$H(b, c, d)$	$b \oplus c \oplus d$
4	$I(b, c, d)$	$c \oplus (b \vee d)$

DDU(faculty of Tech., Dept. of IT)

$\wedge \rightarrow \text{and}$        $\neg \rightarrow \text{not}$   
 $\vee \rightarrow \text{or}$        $\oplus \rightarrow \text{xor}$

## Truth table

b	c	d	F	G	H	I
0	0	0	0	0	0	1
0	0	1	1	0	1	0
0	1	0	0	1	1	0
0	1	1	1	0	0	1
1	0	0	0	0	1	1
1	0	1	0	1	0	1
1	1	0	1	1	0	0
1	1	1	1	1	1	0

16-words — 100  
16 words

- array of 32 bit words  $X[0 \dots 15]$  holds the value of the current 512 bit block being processed.
- within a round, each of the 16 words of  $X[i]$  is used exactly once, during 1 step. the order varies from round to round.

16 bits

in first round  $\rightarrow$  original word is used.

in their order.

Then the following permutations are defined for round 2 to 4.

$$P_2(i) = (1 + 5i) \bmod 16$$

$$P_3(i) = (5 + 3i) \bmod 16$$

$$P_4(i) = 7i \bmod 16$$

4th 32-bit word  
of 512-bit  
(1)

$\rightarrow$  element  $T$  is also used exactly once, during one step of one round.

$\Rightarrow$  for each step, only one of the 4 bytes of the ABCD buffer is updated.  
Hence each byte of the buffer is updated four times during the round.  $\swarrow$

The point to all these complexity is to make it very difficult to generate collisions.

(2 512-bit blocks that produces same o/p)