

D.Y. PATIL INTERNATIONAL UNIVERSITY B.TECH CSE FY SEM-2

A.Y. 2022-2023

NAME: Suryakant Upadhyay

PRN: 20220802043

SUBJECT: DIGITAL LOGIC AND DESIGN

BATCH: A1

EXPERIMENT-6

Aim:

Verify the truth table of RS, JK, T and D flip-flops using NAND and NOR gates.

Requirements:

NAND gate

Theory:

A flip flop is an electronic circuit with two stable states that can be used to store binary data. The stored data can be changed by applying varying inputs. Flip-flops and latches are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems.

1. R-S flip flop

The basic NAND gate RS flip flop circuit is used to store the data and thus provides feedback from both of its outputs again back to its inputs. The RS flip flop actually has three inputs. SET_RESET and clock pulse

LNO	MUVIEN.	istics to	able of R-S	S lip flop
	Input		Sutport	state.
CIK	8	R		7
X	0	0.	· No change	Previous
1	0	1	0	Reset
1	1	0	1	set
1	1	1	1-	Forbidden

2. D flip flop

A D flip flop has a single data input. This type of flip flop is obtained from the SR flip flop by connecting the R input through an inverter, and the S input is connected directly to data input. The modified clocked SR flip-flop is known as D-flip-flop and is shown below. From the truth table of SR flip-flop we see that the output of the SR flip-flop is in unpredictable state when the inputs are same and high. In many practical applications, these input conditions are not required. These input conditions can be avoided by making them complement of each other.

Cha	materistic	s table of D	Hip Ka	P)
	Input		out	ut
D	reset	dock	Q	·0'
0	0	0	0	. 1
0	0	10	0	1
0	1	0	0	1
0	1	1	0	1
1	0	0	0	1
i	0	11	1	0
i	1	0	0	11
1	1	1/1	0	1

3. <u>J-K flip flop</u>

In a RS flip-flop the input R=S=1 leads to an indeterminate output. The RS flip-flop circuit may be re-joined if both inputs are 1 than also the outputs are complement of each other as shown in characteristics table below.


Charateris	tics to	uble o	f J	-ĸţ	lip!	flo	p.	
Trigger	Input	5	0	wout				Inference
CCLES	7	K	Preso	tus	Ne	xt		
			0	0'	0		0,	
-0	Ø»	×		-	-	7		Lotched
1	0	0	0	1	0	1	1	No change
	D	1	1	0	10		1	Reset
1	1	0	1	10	1	1	0	set
1 1	1	1	1	ol i		1	10	Jogales .


4. <u>T flip flop</u>


T flip-flop is known as toggle flip-flop. The T flip-flop is modification of the J-K flip-flop. Both the JK inputs of the JK flip – flop are held at logic 1 and the clock signal continuous to change as shown in table below.

MON CLOTOS	dot soitsin	egi	Hip-flog
T	Clock	0	0'
0	1	Ò	Q'
1	1	Q'	Q
* x	1	1 0	, Ø,

Circuit Diagram:







Observation Table:

I. RS Flip Flop

	In	put			Remarks			
Sr. No.	Clock	S	R	Q (n-1)	Q'(n-1)	Q	Q'	
1.	0	0	0	X	X	0	1	No change
2.	1	0	1	0	1	0	1	Reset

3.	1	1	0	0	1	1	0	Set
4.	1	1	1	1	0	0	0	INVALID

II. JK Flip Flop

	In	put		Output				Remarks
Sr. No.	Clock	J	K	Q (n-1)	Q'(n-1)	Q	Q'	
1.	1	1	1	0	1	1	0	Toggle
2.	1	0	0	0	1	0	1	No Change
3.	1	0	1	0	1	0	1	Reset
4.	1	1	0	0	1	1	0	Set

III. D Flip Flop

	Input			Remarks			
Sr. No.	Clock	D	Q (n-1)	Q'(n-1)	Q	Q'	
1.	0	0	X	X1	0	1	No Change
2.	1	0	0	1	0	1	Reset
3.	0	1	0	1	0	1	No Change
4.	1	1	0	1	1	0	Set


IV. T Flip Flop


	Input			Output				
Sr. No.	Clock	T	Q (n-1)	Q'(n-1)	Q	Q'		

1.	1	0	X	X	0	1	No Change
2.	1	1	0	1	1	0	Toggle
3.	0	0	1	0	1	0	No change


<u>Output:</u> Attach the screenshots of the simulation of all the flip flops with their respective timing diagrams as well as IC diagrams (circuit diagrams).


R-S Flip flop:







JK flip flop:









Result:

The respective truth tables of RS, JK, T and D flip-flops using NAND and NOR gates are verified.

