


# Design Challenges and Technologies for Embedded Systems

- Design challenge of Embedded Systems – optimizing design metrics
- Technologies
  - Processor technologies
  - IC technologies
  - Design technologies

# Some common characteristics of embedded systems

- Single-functioned
  - Executes a single program, repeatedly
- Tightly-constrained
  - Low cost, low power, small, fast, etc.
- Reactive and real-time
  - Continually reacts to changes in the system's environment
  - Must compute certain results in real-time without delay<sup>2</sup>

# An embedded system example -- a digital camera



- Single-functioned -- always a digital camera
- Tightly-constrained -- Low cost, low power, small, fast
- Reactive and real-time -- only to a small extent

# Design challenge – optimizing design metrics

- Obvious design goal:
  - Construct an implementation with **desired functionality**
- Key design challenge:
  - Simultaneously optimize **numerous design metrics**
- Design metric
  - A **measurable feature** of a system's implementation
  - Optimizing design metrics is a key challenge

# Design challenge – optimizing

design metrics

## Common metrics


- **Unit cost:** the monetary cost of manufacturing each copy of the system, excluding NRE cost
- **NRE cost** (Non-Recurring Engineering cost): The one-time monetary cost of designing the system
- **Size:** the physical space required by the system
- **Performance:** the execution time or throughput of the system
- **Power:** the amount of power consumed by the system
- **Flexibility:** the ability to change the functionality of the system without incurring heavy NRE cost

# Design challenge – optimizing design metrics

## Common metrics (continued)


- **Time-to-prototype:** the time needed to build a working version of the system
- **Time-to-market:** the time required to develop a system to the point that it can be released and sold to customers
- **Maintainability:** the ability to modify the system after its initial release
- **Correctness,**
- **Safety,**
- **Testability,**
- **Manufacturability,**
- many more

# Design metric competition -- improving one may worsen others




- Expertise with both software and hardware is needed to optimize design metrics

- Not just a hardware or software expert, as is common
- A designer must be comfortable with various technologies in order to choose the best for a given application and constraints




# Time-to-market: a demanding design metric



- Time required to develop a product to the point it can be sold to customers
- Market window
  - Period during which the product would have highest sales
- Average time-to-market constraint is about 8 months
- Delays can be costly



# Losses due to delayed market entry




- Simplified revenue model

- Product life =  $2W$ , peak at  $W$
- Time of market entry defines a triangle, representing market penetration
- Triangle area equals revenue

- Loss

- The difference between the on-time and delayed triangle areas

# Losses due to delayed market entry (cont.)



- Area =  $\frac{1}{2} * \text{base} * \text{height}$ 
  - On-time =  $\frac{1}{2} * 2W * W$
  - Delayed =  $\frac{1}{2} * (W-D+W)*(W-D)$
- Percentage revenue loss =  $\frac{(D(3W-D))}{2W^2} * 100\%$
- Try some examples
  - Lifetime  $2W=52$  wks, delay  $D=4$  wks
  - $(4*(3*26 - 4))/2*26^2 = 22\%$
  - Lifetime  $2W=52$  wks, delay  $D=10$  wks
  - $(10*(3*26 - 10))/2*26^2 = 50\%$
  - Delays are costly!

# NRE and unit cost metrics

- Costs:

- **Unit cost**: the monetary cost of manufacturing each copy of the system, excluding NRE cost
- **NRE cost** (Non-Recurring Engineering cost): The one-time monetary cost of designing the system
- $total\ cost = NRE\ cost + unit\ cost * \#\ of\ units$
- $per-product\ cost = total\ cost / \#\ of\ units$   
 $= (NRE\ cost / \#\ of\ units) + unit\ cost$



- Example

- NRE=\$2000, unit=\$100
- For 10 units
  - $total\ cost = \$2000 + 10 * \$100 = \$3000$
  - $per-product\ cost = \underbrace{\$2000/10} + \$100 = \$300$

*Amortizing NRE cost over the units results in an additional \$200 per unit*

# NRE and unit cost metrics

- Compare technologies by costs -- best depends on quantity
  - Technology A: NRE=\$2,000, unit=\$100
  - Technology B: NRE=\$30,000, unit=\$30
  - Technology C: NRE=\$100,000, unit=\$2



- But, must also consider time-to-market

# The performance design

- Widely-used measure of system, widely-abused
  - Clock frequency, instructions per second – **not good measures**
  - Digital camera example – a user cares about how fast it processes images, not clock speed or instructions per second
- **Latency** (response time)
  - Time between task start and end
  - e.g., Camera's A and B process images in 0.25 seconds
- **Throughput**
  - Tasks per second, e.g. Camera A processes 4 images per second
  - Throughput can be more than latency seems to imply due to concurrency, e.g. Camera B may process 8 images per second (by capturing a new image while previous image is being stored).
- *Speedup* of B over A = B's performance / A's performance
  - Throughput speedup =  $8/4 = 2$

# Three key embedded system technologies

What is “Technology”?

- A manner of accomplishing a task, especially using technical processes, methods, or knowledge

Three key technologies for embedded systems


- Processor technology
- IC technology
- Design technology

# Processor technology

**Processor** is the architecture of the computation engine used to implement a system's desired functionality

Processor does not have to be programmable

- “Processor” *not* equal to general-purpose processor



# Processor technology

- Processors vary in their customization for the problem at hand




Desired  
functionality


```
total = 0
for i = 1 to N loop
  total += M[i]
end loop
```



General-purpose  
processor



Application-specific  
processor




Single-purpose  
processor




# General-purpose processors

- Programmable device used in a variety of applications
  - Also known as “microprocessor”
- Features
  - Program memory
  - General datapath with large register file and general ALU
- User benefits
  - Low time-to-market and NRE costs
  - High flexibility
- “Pentium” the most well-known, but there are hundreds of others




# Single-purpose processors

- Digital circuit designed to execute exactly one program
  - a.k.a. coprocessor, accelerator or peripheral
- Features
  - Contains only the components needed to execute a single program
  - No program memory
- Benefits
  - Fast
  - Low power
  - Small size



# Application-specific processors


- Programmable processor optimized for a particular class of applications having common characteristics
  - Compromise between general-purpose and single-purpose processors
- Features
  - Program memory
  - Optimized datapath
  - Special functional units
- Benefits
  - Some flexibility, good performance, size and power



# IC technology

The manner in which a digital (gate-level) implementation is mapped onto an IC

- **IC:** Integrated circuit, or “chip”
- IC technologies differ in their customization to a design
- IC's consist of numerous **layers** (perhaps 10 or more)
  - IC technologies differ with respect to who builds each layer and when



# IC technology

- Three types of IC technologies
  - Full-custom/VLSI
  - Semi-custom ASIC (gate array and standard cell)
  - PLD (Programmable Logic Device)

Here PLD is a generic name that includes FPGAs, FPAAs, etc

# Full-custom/VLSI

- All layers are optimized for an embedded system's particular digital implementation
  - Placing transistors
  - Sizing transistors
  - Routing wires
- **Benefits**
  - Excellent performance, small size, low power
- **Drawbacks**
  - High NRE cost (e.g., \$300k), long time-to-market

# Semi-custom

- Lower layers are fully or partially built
  - Designers are left with routing of wires and maybe placing some blocks
- **Benefits**
  - Good performance, good size, less NRE cost than a full-custom implementation (perhaps \$10k to \$100k)
- **Drawbacks**
  - Still require weeks to months to develop

# PLD (Programmable Logic Device)

All layers already exist

- Designers can purchase an IC
- Connections on the IC are either created or destroyed to implement desired functionality
- **Field-Programmable Gate Array** (FPGA) very popular

## Benefits


- Low NRE costs, almost instant IC availability

## Drawbacks

- Bigger, expensive (perhaps \$30 per unit), power hungry, slower




# Moore's law



# Moore's law


- The most important trend in embedded systems
  - Predicted in 1965 by Intel co-founder Gordon Moore
    - IC transistor capacity has doubled roughly every 18 months for the past several decades**



# Moore's law

- Wow
  - This growth rate is hard to imagine, most people underestimate
  - How many ancestors do you have from 20 generations ago
    - i.e., roughly how many people alive in the 1500's did it take to make you?
    - $2^{20}$  = more than *1 million people*
  - *(This underestimation is the key to pyramid schemes!)*


# Graphical illustration of Moore's law




- Something that doubles frequently grows more quickly than most people realize!
  - A 2002 chip can hold about 15,000 1981 chips inside itself

# Design Technology

- The manner in which we convert our concept of desired system functionality into an implementation




# Design productivity exponential increase



- Exponential increase over the past few decades

# The co-design ladder


- In the past:
  - Hardware and software design technologies were very different
  - Recent maturation of synthesis enables a unified view of hardware and software
- Hardware/software “codesign”



*The choice of hardware versus software for a particular function is simply a tradeoff among various design metrics, like performance, power, size, NRE cost, and especially flexibility; there is no fundamental difference between what hardware or software can implement.*

# Independence of processor and IC technologies


- Basic tradeoff
  - General vs. custom
  - With respect to processor technology or IC technology
  - The two technologies are independent






# Design productivity gap

- While designer productivity has grown at an impressive rate over the past decades, the rate of improvement has not kept pace with chip capacity



# Design productivity gap

- 1981 leading edge chip required 100 designer months
  - 10,000 transistors / 100 transistors/month
- 2002 leading edge chip requires 30,000 designer months
  - 150,000,000 / 5000 transistors/month
- Designer cost increase from \$1M to \$300M



# The mythical man-month

The situation is even worse than the productivity gap indicates


In theory, adding designers to team reduces project completion time

In reality, productivity per designer decreases due to complexities of team management and communication

In the software community, known as “the mythical man-month” (Brooks 1975)

At some point, can actually lengthen project completion time! (“Too many cooks”)

- **1M transistors, 1 designer=5000 trans/month**
- **Each additional designer reduces for 100 trans/month**
- **So 2 designers produce 4900 trans/month each**



# Microelectronic Circuits

- General-purpose processors:
  - **High-volume sales.**
  - **High performance.**
- Application-Specific Integrated Circuits (ASICs):
  - **Varying volumes and performances.**
  - **Large market share.**
- Prototypes.
- Special applications (e.g. space).

# Microelectronics Design Styles

- Adapt circuit design style to market requirements
- Parameters:
  - **Cost.**
  - **Performance.**
  - **Volume.**
- **Full custom**
  - Maximal freedom
  - High performance blocks
  - Slow
- **Semi-custom**
  - Standard Cells
  - Gate Arrays
  - Mask Programmable (MPGAs)
  - Field Programmable (FPGAs)) • Silicon Compilers & Parametrizable Modules (adder, multiplier, memories)

- **Standard Cells**
  - Cell library:
    - Cells are designed once.
    - Cells are highly optimized.
  - Layout style:
    - Cells are placed in rows.
    - Channels are used for wiring.
    - Over the cell routing.
  - Compatible with macro-cells (e.g. RAMs).
- **Macro-cells**
  - **Module generators:**
    - Synthesized layout.
    - Variable area and aspect-ratio.
  - **Examples:**
    - RAMs, ROMs, PLAs, general logic blocks.
  - **Features:**
    - Layout can be highly optimized.
    - Structured-custom design.

# Array-based design

Pre-diffused arrays:

- Personalization by metalization/contacts.
- Mask-Programmable Gate-Arrays.

Pre-wired arrays:

- Personalization on the field.
- Field-Programmable Gate-Arrays.

## MPGAs & FPGAs

MPGAs:

- Array of sites:
- Each site is a set of transistors. • Batches of wafers can be pre-fabricated.
- Few masks to personalize chip.
- Lower cost than cell-based design.

FPGAs:


- Array of cells:
- Each cell performs a logic function. • Personalization:
- Soft: memory cell (e.g. Xilinx).
- Hard: Anti-fuse (e.g. Actel). • Immediate turn-around (for low volumes).
- Inferior performances and density.
- Good for prototyping.

# Semi-custom style trade-off


	<i>Custom</i>	<i>Cell-based</i>	<i>Pre-diff.</i>	<i>Pre-wired</i>
Density	Very High	High	High	Medium-Low
Performance	Very High	High	High	Medium-Low
Flexibility	Very High	High	Medium	Low
Design time	Very Long	Short	Short	Very Short
Man. time	Medium	Medium	Short	Very Short
Cost - lv	Very High	High	High	Low
Cost - hv	Low	Low	Low	Medium-High



# Example: DEC AXP Chip designed using Macro Cells



# Example: Field Programmable Gate Array from Actel



# Summary

Embedded systems are everywhere

Key challenge: optimization of design metrics

- Design metrics compete with one another

A unified view of hardware and software is necessary to improve productivity

Three key technologies

- **Processor:** general-purpose, application-specific, single-purpose
- **IC:** Full-custom, semi-custom, PLD
- **Design:** Compilation/synthesis, libraries/IP, test/verification