



1. With a neat diag, explain Von Neumann and Harvard architecture.

### Von Neumann Architecture



### Harvard Architecture



- \* It follows concept of a stored program computer
- \* It uses one single physical address for accessing & retrieving both instruction & data.
- \* Only single bus is used in storage of both inst & data
- \* 2 cycles for executing single int
- \* CPU must able to read/write at same time
- \* It follows concept of the only stored program by Harvard Mark I.
- \* It uses a separate physical address for storing both instruction & data.
- \* Separates bus for storage both data & inst
- \* 1 clock cycle
- \* can do simultaneous

- \* Execution speed is comparatively \* comparatively fast slower.


Q) List differences RISC vs CISC m/s.

RISC

CISC

- |                             |                             |
|-----------------------------|-----------------------------|
| * Instruction set simple &  | * Instruction set large &   |
| : small                     | Complex                     |
| * Less addressing modes     | * More addressing modes     |
| * Fixed no. of registers    | * Variable no. of registers |
| * Mostly for single         | * Mostly for Multi          |
| Tasking                     | Tasking                     |
| * Executer speed is         | * comparatively slower.     |
| comparatively faster        |                             |
| * High degree of pipelining | * Low degree of pipelining  |
| * compiler designs          | * Compiler designs          |
| Simple                      | complex.                    |

3. With a neat diagram, Explain ARM7 architecture



\* ARM7 processor has a 32 bit address bus & the PC of the RB gives 32 bit address of the instruction to be fetched. 32 bit data bus used for fetch, decode, instruction, and data.

\* It is based on von Neumann architecture.

- \* The instruction is fetched from memory through instruction decoder, that decodes the instruction.
- \* The data is fetched from memory, either it is stored in reg bank (R0 - R15).
- \* If data size is lesser, then sign extended it to 32 bit before placing into RB.
- \* The ARM 7 has a Parallel shifter.  
Before the shifter gives to ALU, since given to Parallel shifter need to preshift operands.
- \* The ARM 7 has 16 bit ALUs.
  - \* It perform 32 bit Arithmetic & Logic operation.
  - \* The ALU gets data from register bank through A Bus, after operation performed, the result is stored back to registers through B Bus & status flag of CPSR are updated correspondingly.
- \* Multiplier is used to perform complex Arithmetic operation like  $x^{16} \& -1$ .
- \* The address bus holds address of memory operand during load & store inst.

4

① There are 7 modes of operation.

In each mode, program has access to 16 GPRs (R0-R15) & a CPSR (Flag Reg). Additionally, a shared PSR (SPSR) is also available in all modes except user/system mode. All flag reg are 32 bits. In all modes, the 3 flag chose common function.

② R15 : PC (Program Counter):

PC gives a 32 bit address of instruction to be fetched.

This address is put on address bus & instruction is fetched from memory through 32 bit data bus.

PC is periodically incremented after every instruction is fetched.

③ R14 : LR (Link Register)

It stores return address when we perform a BL instruction. When returning back to main program value of LR will be put back into PC.

④ R13 : SP (Stack pointer):

Hold the address of the top of stack.

(5) Additionally there are some Banked registers which are available in specific operating modes.

(6) FIQ mode:

- \* R8 - R14 provide fresh set of GPRs
- \* This eliminates need to store original values of other registers elsewhere & hence make execution of ISR faster.

(7) All other privileged modes get their own version of SP & LR

(8) This gives a total of 37 registers all 32 bit each.

Q. With a merit only, Explain 3 stages pipeline of ARM.

→ \* Pipelining is the mechanism used by RISC processor to execute instructions

\* By speeding up the execution by fetching instruction while other isn't being decoded & executed simultaneously.

- \* It is a design technique (or) process which play an important role in increasing efficiency of data processing in processor of computer & MC.


ARM7 has 3 stages pipeline

- \* Fetch : Instruction is fetched from memory
- \* Decode : Instruction op-code & operand are calculated to determine what job to perform.
- \* Execute: Decoded instruction is executed.

Each of these operation require one clock cycle for typical instruction. Thus a normal instruction requires 3 clock cycles for completion. execute phase will latency of instruction execution. Because it has 3 stage in instruction execution is completed in every clock cycle.

	Fetch	Decode	Execute
Time	(ADD)	→ ( )	→ ( )
Cycle 1	(ADD)	→ ( )	→ ( )
Cycle 2	(SUB)	→ (ADD)	→ ( )
Cycle 3	(CMP)	→ (SUB)	→ (ADD)

7. With neat diagram, Explain CPSR register.



Conditioned Flags:

V → ALU operation is overflowed

C → & is set when carry after MSB in ALU operation

Z → Zero result from ALU.

N → Negative result from ALU.

8.: Interrupt Request Mask:

If I = 1 normal interrupts are disabled else enabled.

A normal interrupt occurs through M8RG pin.

### F: Fast Interrupt Mask:

A fast interrupt occurs through MFP pin.

- 8)  $F=1$ , other fast interrupts are disabled else enabled.

### T: Thumb State

It is a special state where 'Thumb' instructions set having 6-bit instructions are used. This is useful if memory is implemented as a 16-bit memory.

- 8)  $T=1$ , processor is in Thumb state else in normal ARM-Z state.

### Bit 27: Q flag:

It indicates if a saturation has occurred or not.

- 8)  $Q=1$  saturation occurred else not occurred.

8. Explain different Modes in ARM.

→ \*) User Mode:

- \* It is normal mode in which user programs are executed.
- \* It has limited access to memory, I/O components & flags.
- \* It is only non-privileged mode.

\*) First interrupt Request Mode:

It supports on-chip transfer or channel process. This mode is entered when high priority interrupts occur through NRQ pin.

\*) Second interrupt Request Mode:

It is a normal interrupt mode & is entered when a low priority interrupt occurs on NRQ pin.

\*) Supervisor Mode:

ARM-7 enters this mode on RESET. Used to execute BIOS programs.

\*) Abort Mode:

This mode is entered when an unsuccessful attempt is made to access a memory location.

and the program that tried to access this location is aborted.

#### \* Undeclared Mode:

It is used for outer undefined instructions. Unless the processor finds the undefined mode, the program containing the instruction is terminated.

#### \* System Mode:

It is the privileged version of User Mode. User can invoke this mode to gain full control over CPSR & Memory.

5.

Explain the nomenclature in ARM.

→ It is originally from ACORN Computers Ltd, it is the 1<sup>st</sup> RISC processor for commercial use.

ARM7 TDMI8 is the 32-bit processor where T indicates Thumb architecture extension and D indicates Dotless extension and M indicates Enhanced extension and 8 indicates Enhanced emulation.

ARM [x] [y] [z] TDM & {E} {S} {F} {S}

x → series

y → Memory Management unit

z → cache

T → Thumb instruction set

D → JTAG Debugger

M → Fast Multiplier

E → Encrypted Execution

F → Enhanced Instruction

J → JAVA acceleration by Jazelle

S → Floating point

P → Synthesizable Version

10. What is JTAG? Explain JTAG state diagram.

→ JTAG has become a standard in embedded system & it is available in nearly every MC & FPGA on market.

JTAG (Joint Test Action Group) is a industry standard for verifying design & testing printed circuit boards after manufacture.

8<sup>t</sup> implements standard for on-chip instruction in Electronic Design Automation (EDA) as a complementary tool for digital simulation.  
8<sup>t</sup> specifies the use of elaborated testing for implementing a Serial Communication interface for slow (overhead) writes without requiring direct external access to system address space. The interface connects to on-chip TAP implements a standard protocol to access a set of test registers.

12. What is MMU? Why MMU is required & give brief of MMU

→ The memory can be defined as a collection of data in a specific format. It is used to store instructions & processed data. The memory comprises a large array in groups of words or bytes, each with its own location. The motive of a computer system is to execute programs. These programs along with the instructions should be in main memory during execution. The CPU fetches the instructions from memory at the value of program counter.

Main memory is the place where program & information are kept when processor is effectively utilizing them. It is also known as RAM. This memory is a volatile memory RAM. Its data when a process interruption occurs.

Why MMU is required?

- \* Different, sole-accessible the memory before & after the process execution
- \* To keep track of used memory space by process
- \* To minimize fragmentation issue
- \* To proper utilization of main memory

Ex: 8-BM System 1360 Model No. 7, 8-BM System 1370.

Write a C program to find oddness of given number.

if  $\text{islands} < \text{stdim.h}$   
int main()

{

    unsigned int i = 1;

    char \*c = (char \*)di;

    if (\*c)

        print ("List Erosion");

    else

        print ("Big Erosion");

    getchar();

    return 0;

{

15.

English

a) Bit b) Byte c) Nibble d) Halfword e) Word

→

Binary value can often be grouped into common lengths of 0's & 1's. This set of digits is called the length of a no. Common bit lengths of binary are nibble, byte, word. Both 1 or 0 in a binary number is called a bit.

Length	Name	Ex.
1	Bit	0
4	ibble	1011
8	Bagle	1011 0101
16	Halfword	1011 0101 1001 0001

Word is another length that is often chosen and from time to time, word is much less  
 according to more applications. The length of a  
 word is usually dependent on the architecture  
 of a processor. It could be 16 bits, 32 bits,  
 64 bits or even more.

The term half word, on single word, etc  
 often used in contemporary PCs refers to  
 common words say, double word last three  
 bytes.

halfword = 16 bits

word = 32 bits

16.

Explain word align & half word align in ARM memory.

→

- \* Different processor have diff align for a word.
- \* For a 32-bit processor a word is 32bit
- \* As the name implies, a word is 16-bit for 16-bit processor.
- \* For 8-bit processor 8-bit means a word.

word alignment:

The stored address are aligned & can be divided by 4, the last 2 digits are 00.

half word alignment:


The stored address are aligned & divisible by 2 then is the last digit is 0.

ARM architecture specifies 32-bits ARM instruction must be word aligned & aligned therefore in ARM code the value of R15 is always divisible by 4 that is lowest 2 bits of the register are always 00.

In the thumb state, the value of R15 is always 1.<sup>st</sup> bit of which is least bit of R15 register. Every word consists of more than bytes i.e. usually integer units of bytes.

18. Explain the following addressing modes in ARM.
- Three address let Two address
  - One address instruction using ARM.

→ Sequence of instructions forms a program to perform specific tasks



When data to be read from or stored into 2 or more addresses field may have one more than one address.

One address instruction:

\* This uses two implicit accumulators registers for data manipulation and the other is in registers for memory location.

- \* Simplified means that the CPU already knows that user operated is in the accumulator so there is no need to specify it.

ex: LDR addr

Acc ← (addr)

19.

### Two address Subtraction:

- \* In this the results are stored in carry register but here the results can be stored in diff location
- \* It requires more no. of bits for rep. of address

ex: MOV R1, R2

R1 ← SR, J.

### Three address Subtraction:

- \* It has 3 address fields to specify 3 registers or memory locations
- \* Programs created are much short in size but use of bits per bit increased
- \* These short smaller size of the program much easier but it does not shows progress will run much faster because here just only control

more inf - but each microoperation will be performed in one cycle only.

ex: ADD R<sub>3</sub>, R<sub>1</sub>, R<sub>2</sub>.      R<sub>3</sub> = R<sub>1</sub> + R<sub>2</sub>.


19. Explain LPC2148 MC block diag.

LPC2148 features:

- \* 16-bit/32-bit ARM7TDMI → MC
- \* 8KB to 40KB of onchip static RAM.
- \* 32KB to 512KB of onchip flash memory.
- \* 128bit wide interface / accumulator enables 64<sup>th</sup> step special operation
- \* On system program's application program via on chip boot loader software.
- \* Single 10-bit DAC provides variable analog I/P.
- \* 2 12-bit timers / external counters PWM output & watch dog timer.
- \* Low power serial time clock with independent power of 32KHz clock I/P.
- \* The on chip integrated oscillator operates with an external crystal from 1MHz to 25MHz.
- \* Single VDD power supply with PDR, BOD etc., CPO operating voltage range of 3V to 3.6V.

papergrid

Date: / /



Q. Explain the LPC2148 MC GP80.

- \* GP80 → general purpose input / output. A 32 bit register used to select the function of pins in which the user needs to operate.
- \* There are 4 pins for each pin of the controller which the 1<sup>st</sup> pin is GP80.
- \* It means that the pin can either act as an I/P or O/P with the specific func.

There are 3 pins register in LPC2148 controller in order to control the func of the pins in the respective ports. i.e.,

- P8NSEL0 - controls func of port 0.0 to 0.15
- P8NSEL1 - controls func of port 0.16 to 0.31
- P8NSEL2 - controls func of port 0-16 to 1-31.

Port 0 & 1 are controlled via 2 group of 4 registers.  
R0PEN, S0SEL, S0DDR, S0CLR.

R0PEN:

- \* This register provides the value of port pins that are configured to perform only digital func.

- \* The register will give the digital value of the pin regardless of whether the pin is configured for I/O or not (GP80 for all alternate digital pins).

### 808ET:

- \* This register is produced the high level of all the port pins configured as I/O (GP80) in an O/I mode.
- \* Writing 1 produces a high level at the output pin while port pins writing as 0 has no effect.
- \* If any pin is configured as an I/O for "out", writing 1 to the corresponding bit in 808ET has no effect.
- \* If any pin is configured as an input and for "writing 1 to corresponding bit in 808F" has no effect. Regarding the 808ET return the value of this register as determined by previous writes to 808F & 80CLR. This value does not affect any control word influenced on the I/O pins.

8ODDR:

This word accessible register is used to control the direction of pins when they are configured as GPIO port pins. Direction bit for any pin must be set or cleared to pin function.

8OCLR:

It is used to produce a low level O/P at port pins configured as GPIO in O/P mode. Writing 1 produces low level at corresponding port pin & clear the corresponding bit in the 8SET. Writing 0 has no effect.

d1. What is meant by caption Board rate & Bit rate Explain calculation.

→ Board : Says how many times a signal changes per sec.

Bit rate : Says how many times data can be sent per unit time (per sec)

Bit rate is controlled by board and size of signal levels.

### Bandwidth:


No. of times lines changed per second

- \* Let Band width be  $B$

- \* Let bits per line recharge be  $2$

- \* Bit rate = 8 bit per sec.

- \* Bit rate =  $\times 2$  Band width in this ex.



Bit rate = 2

Band width = 3

Cone Sec

- \* Band width defines switching speed of a signal

- \* Bit rate defines the rate at which information flows across a data link measured in bits/sec

- \* For a binary 2-level signals a data rate of one bit per sec is equivalent to one baud

- \* An analog signal carries 1 bit in each signal unit. If two signal unit were sent per sec.

Find the Band width & Bit rate

1 bit  $\rightarrow$  1 symbol.

1000 symbols/sec = Band width

$$\text{Bit rate} = 1000 \times h = 4000 \text{ bps}$$

If symbol rate is 's' then bit rate is 'b'

General formula:

$$b = s \times m$$

b → Data rate

s → Symbol rate

m → no. of bits per sec

If m = 1, Bit rate = Data rate

m = 4, Bit rate = 4 × Data rate.

Q2. With the neat diagram, explain the working features of SPI protocol.

\* The serial peripheral interface (SPI) is a synchronous serial communication interface specification used for short distance i.e. in embedded system.

The interface specification was developed by Motorola.

\* SPI requires communication is full using a master slave architecture usually with single master

The master device generates the frame for reading & writing. Multiple slave devices may be supported through selection with individual chip select, sometimes called slave select (ss) lines.

- \* SPP is called as 4-wired serial bus, contrast with 3, 2 or 1 wired serial bus
- \* The SPP may be incorrectly described as a synchronous serial interface.
- \* But it is diff from the synchronous serial interface (SSI) protocol. which is also a 4-wire synchronous serial communication protocol.

The SPP bus specifies four logic signals


SCLK : Serial clock

MOSI : Master out slave in

MISO : Master in slave out.

CS or SS : Chip select or slave select.

When CS = 0 the master has selected the slave for communication.



Working:

Master will generate clock whenever it wants to write data to a slave device. After 8 clock pulses data in the master register and data in slave device (B7-B0) is transferred from the master device.

Features of SPI:

- \* Bidirectional serial data transfer
- \* Higher speed / data rates.
- \* Only 1 communication for selecting the slave.


Q3. In SPI with "invert" dig. explain CPHA & CPOL usage.

→ CPOL determines the polarity of clock. The polarities can be converted with a single inverter.

- \*  $C.POL=0$  is a clock which idles at 0 & each cycle consists of a pulse of 1 that is leading edge is rising & trailing edge is falling edge.
- \*  $C.POL=1$  is a clock which idles at 1 & each cycle consists of a pulse at 0 that is the leading edge is falling & trailing edge is rising edge.
- \* C.PHA determines the timing of data bits relative to the clock pulse conversion b/w then & form is more trivial.
  - \* For  $C.PHA=0$  the 'next' side changes the data on the trailing edge of the preceding clock cycle, which the 'in' side captures data on leading edge of clock cycle


The asserted 'hole' is valid until the trailing edge of current clock cycle. For the 1<sup>st</sup> cycle, it must be over M088 time before leading clock edge. An alternative way of considering it is to say that clk is idle, followed by a half cycle with clock asserted.

- \* The M88 & F1880 signals are correctly stable for long until the next clock transition. S88 master & slave device may well sample data at cliff points in half cycle.




Q4. With the merit & demerit explain working of I<sup>2</sup>C bus.

- \* Half duplex - Serial communication
- \* Synchronous communication protocol.
- \* Only 2 common bus lines required to connect every device I<sup>2</sup>C over I<sup>2</sup>C bus.
- \* Data transfer speed can be adjusted.
- \* Simple mechanism for validation.
- \* 7 bit addressing system.
- \* It is easy to scale.
- \* I<sup>2</sup>C bus consists of 2 wires serial clock line (SCL) & serial data line. The data to be transferred is send through SDA wire is synchronized with clock signal from SCL. All the devices I<sup>2</sup>C's on I<sup>2</sup>C will are connected to same SCL & SDA line.

# I<sup>2</sup>C


- \* Both drivers were operated at an open drain drivers & it means that any device on I<sub>2</sub>C with open drain SDA & SCL driver but they cannot drive them high. So a pull-up resistor is used for each bus line to keep them high by default.
- \* The reason for using an open drain register that is will see no chances of shorting, which might happen when device tries to pull the line high if some other device tries to pull the line low.



- \* The devices that are connected to I<sub>2</sub>C bus are either categorized as master or slave. At any instance of time only a single master stays active in I<sub>2</sub>C. It controls SCL clock line & decides what register has to be altered on SDA → data line.

25

With neat diag explain pull up & pull down resistor.



Pull up resistor:

It is used to establish an additional logic level (critical component while making sure that voltage is well defined even when switch is open).


It is used to ensure that one wire is pulled to a high level in absence of SSI/P signal.

It is with a fixed value was used to connect voltage supply & a particular pin in digital circuit.

pull down resistor:

- ✓ It is used to ensure that SPI bus logical system will not expect the logical system level whenever the external device are disconnected or if logic independent.
- ✓ It ensures that the wire is not a defined logic level when there are no article connections with other device. It holds the logic signal inactive OR when no other active device are connected.
- ✓ With a neat fig explain the concept of arbitration in SPI.
- It is a multistandard communication meaning more than one device can interface with it, therefore bus and not source.
- \* Bus arbitration happens when all master consider start the transmission at same time.


- \* When MC issues the start condition which enables the address, the slave will listen to all addresses except address of CPU, this device has to hold back any contention until bus become idle again after a stop condition.
- \* In long reads, MC's monitors what is going on the bus, and as long as they are aware that a transaction is going on know that lock issued command will recall a tag. There is no problem.



Q7. What is clock stretching? Explain clock stretching in I<sup>2</sup>C.

- \* It allows an I<sup>2</sup>C slave device to force the master device into waiting state.
- \* A slave device may perform clock stretching when it needs more time to manage data such as store, receive data or prepare transmit another byte of data.
- \* Clock stretching in I<sup>2</sup>C can slow down communication by stretching SCL. During an SCL high phase any I<sup>2</sup>C device can bus may additionally hold down SCL to prevent it to rise again; enabling them to have slower SCL clock rate or to stop I<sup>2</sup>C communication for a while. This is also referred to as clock synchronization.
- \* In an I<sup>2</sup>C communication master decides determines clock speed which enables master & slave from synchronization correctly to the predefined baud rate.

Q8. Explain the working of DB9 pins and handshaking with the modem.



PIN	Signal	signal Name	DTE signal direction
1.	DCD	Data carrier detect	In
2.	RXD	Receiver data	In
3.	TXD	Transmitter data	Out
4.	DTR	Data terminal ready	Out
5.	GND	ground	-
6.	DSR	Data set ready	In
7.	RTS	Request to send	Out
8.	CTS	Character send	In
9.	RxD	Ring indicator	In.


Handshaking Modem:

- \* When receiving modem ensures the phone call of modem begins to communicate

- \* Before anything else happens, the modems must evaluate the quality of time, negotiate error control protocols & data compression. They can both recognize & work out what the most suitable communication speed should be based on conditions. It is called a handshake.

Q9. Explain RS232 communication with a PC.

→



Several devices collect data from a device and need to send it to another unit like a computer for further processing. Data transfer is generally done in 2 ways is fast & uses more bus of direct.

Serial communication on other hand use only one or 2 cables to transfer data & is generally

used for long distance communication. In serial communication the data is sent bit by bit starting from the least significant bit.

- \* Major parameters considered while transferring signal part is baud rate which is speed at which data is transmitted serially and receive signal data at cliff. Occur delay using software instructions.

Q3 Explain frame format in UART communication.

Data framing:

UART transmits data in packets. Each data packet may contain 1 start bit, 8 data bits, an optional parity bit & 1 or 2 stop bits.

Start	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	P.R	Stop
bit										

- \* The UART character data from serial bus is the data are being by CPU memory or I/O

- \* The data transmission from the data bus to UART

is in 11<sup>th</sup> mode.

- \* UART adds the start bit, parity bit & a stop bit to data received from data bus which create packets.
- \* This packet is now transmitted serial to receiving UART receiver.
- \* At receiver the UART receiver sends data byte by byte. This forced state is again converted into 11<sup>th</sup> form at the receiver & then sent to data bus.
- \* At receiver the receiver UART controller removes all the start bit stop bit and if interleaved parity bit to check if signal has been modified.

start Bit:

- \* When there is no data transmission the UART transmission line is held at high voltage to transmission ends of the start bit. When the receiving UART detects the high its low voltage transmitter it begins sending the data frame at the frequency of send data.

### Data frame:

The data bits are usually 5 to 8 bits long. If no parity bit is used, it can be 8-bit long. In general case the 1st B of data is thrown first.

### Parity bit:

It is used to indicate the change in data during transmission. The sequence for the change in data is mismatched because of long distances data etc.

### Stop bit:

To mark the end of the data packet the sender first drives the data transmission line from a low voltage to a high voltage for a period of 2 bit duration.

Q1. Explain the difference b/w

- a) Serial v/s Parallel
- b) analog v/s digital
- c) Synchronous v/s Asynchronous

## Serial

## Parallel

- \* Data is sent bit by bit in single line

- \* Data is transmitted simultaneously through group of lines

- \* Transmission speed is low

- \* Transmission speed is high

- \* Software implementation

- \* Hardware implementation

- \* No cross talk issue

- \* Cross talk creates interface b/w 1<sup>st</sup> line.

- \* Bandwidth is greater

- \* Lower Bandwidth

## Analog

## Digital

- |  |   |
|--|---|
| * Transmitted modulated signal is analog in nature.                        | * Transmitted signal is digital i.e. train of digital pulse.                      |
| * Message is <del>not</del> uniform of phase, freq or amplitude variation. | * Amplitude, width or position is transmitted pulse is in the form of code words. |
| * Noise immunity is poor.  | * Excellent noise immunity.   |
| * Coding techniques are not possible.                                      | * Coding techniques will be used to detect, correct errors.                       |
| * FDM is used for multiplexing.  | * TDM is used for multiplexing.   |
| * ex: AM, FM, PM.  | * ex: PCH, DM, ADM.   |

## Synchronous

## Asynchronous

- \* Communication is in real time \* Not in real time
- \* Greatly interrupts while creating communication \* No interrupt
- \* Faster communication \* Slower communication
- \* High overhead w/ start & stop bits \* uses start & stop bit.
- \* Uses constant interval of time \* Uses irregular concept of time
- \* ex: Video conferencing, Chat rooms \* sending emails