

VISVESVARAYA TECHNOLOGICAL UNIVERSITY

“Jnana Sangama”, Belgaum–590018, Karnataka, India



AN INTERNSHIP REPORT

ON

“SENSE AMPLIFIER FOR SRAM CELL USING CADENCE VIRTUOSO”

**Submitted in fulfilment of the requirements for the award of the
degree**

**BACHELOR OF ENGINEERING IN ELECTRONICS AND
COMMUNICATION ENGINEERING**

Submitted by:

HARSHA N

1DB20EC031


Internship work carried out at

R&D CENTRE, DBIT

UNDER THE GUIDANCE OF

Mrs. TEJASWINI ML

Assistant Professor, Dept. of ECE, DBIT, Bangalore.



**DEPARTMENT OF ELECTRONICS AND COMMUNICATION
ENGINEERING**

**DON BOSCO INSTITUTE OF TECHNOLOGY KUMBALAGODU,
MYSORE ROAD, BANGALORE – 560074**

2023-24

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodu, Mysore Road, Bangalore-74

Department of Electronics and Communication Engineering



CERTIFICATE

This is to certify that the Internship work entitled “**SENSE AMPLIFIER FOR SRAM CELL USING CADENCE VIRTUOSO**” carried out by **HARSHA N** bearing USN: **1DB20EC031**, bonafide student of Don Bosco Institute of Technology in partial fulfilment for the award of Bachelor of Engineering in Electronics and Communication Engineering of the Visvesvaraya Technological University, Belagavi during the year **2023-2024**. It is certified that all corrections/suggestions indicated for Internal Assessment have been incorporated and the **Internship report** has been approved as it satisfies the academic requirements in respect of Internship work prescribed for the award of the degree of Bachelor of Engineering.

Signature of the Guide

Mrs. Tejaswini M L

Assistant Professor
Dept of ECE
DBIT, Bengaluru-74

Signature of the HOD

Dr. A N Maheswarappa

Professor and HOD
Dept of ECE
DBIT, Bengaluru-74

Signature of the Principal

Dr. B S Nagabhushana

Principal DBIT
DBIT, Bengaluru-74

Name of the examiner

1) _____

2) _____

Signature of the Examiner

1)

2)

DON BOSCO INSTITUTE OF TECHNOLOGY

Kumbalagodu, Mysore Road, Bangalore-74

Department of Electronics and Communication Engineering



DECLARATION

I **HARSHA N** student of Electronics and Communication engineering bearing **USN: 1DB20EC031**, hereby declare that I own full responsibility for the information, results and conclusion provided in this report titled **“SENSE AMPLIFIER FOR SRAM CELL USING CADENCE VIRTUOSO”** submitted to Visvesvaraya Technological University, Belagavi.

To the best of my knowledge, this internship work has been submitted in part or full elsewhere in any organization for the award of degree. I have completely taken care in acknowledging the contribution of the others in this academic work. I further declare that in case of any violation of intellectual property rights and particulars declared found at any stage. I will be responsible for the same.

HARSHA N
(1DB20EC031)

CERTIFICATE



Don Bosco Institute of Technology

Mysore Road, Kumbalagodu, Bengaluru – 560074.
(NAAC Accredited Institution)



Department of Electronics and Communication Engineering

(Accredited by NBA & Permanently affiliated to VTU)

DBIT/ECE/INTERN/VLSI/2023-2024/18


Date:10/10/2023


INTERNSHIP CERTIFICATE


This is to Certify that **Mr./Ms. Harsha N** of ECE bearing **USN:1DB20EC031** of third year, Electronics and Communication Engineering has successfully completed four-weeks Internship program on "**ANALOG AND DIGITAL DESIGN USING CADENCE TOOL**" from **14/8/2023 to 9/9/2023** in DBIT ECE-RESEARCH CENTRE.

Student's performance was assessed and found to be appreciable. The conduct of the student was good during the above period.


Co-ordinator


HOD


Dean & Director
R&D, DBIT


Principal

ACKNOWLEDGEMENT

The satisfaction and euphoria that accompany the successful completion of any task would be incomplete without the mention of the people who made it possible and under whose constant guidance and encouragement the task was completed.

I would like to express my immense gratitude to Honorable Principal, Dr. B S Nagabhushana, Don Bosco Institute of Technology, Bangalore, for his timely help and inspiration during the tenure of the course.

I express my sincere regards and thanks to Dr. Maheswarappa A N, Professor and HOD, Department of Electronics and Communication Engineering, DBIT, Bangalore, for his encouragement and support throughout.

I would like to express my sincere thanks to the Internship Seminar coordinator Mrs. Babitha S, Assistant Professor, Department of Electronics and Communication Engineering, DBIT, Bangalore for his encouragement and suggestions which helped means a lot in the completion of the Internship Seminar.

I also extend my sincere thanks to my guide Mrs. Tejaswini M L, Assistant Professor, and all the faculty members of Department of Electronics and Communication Engineering, DBIT, Bangalore, who have encouraged me throughout the course.

I also thank DBIT R&D Centre, Bangalore for accepting my letter and allowing me to complete my internship and all staff members for their kind help extended during the entire period of internship.

Last but not the least, I express my heartfelt gratitude to the Almighty, my Parents for their love and blessings to complete the Internship Seminar Work successfully.

HARSHA N
(1DB20EC031)

ABSTRACT

Sense amplifier for Static Random Access Memory (SRAM) cells using Cadence Virtuoso. The sense amplifier plays a crucial role in the read operation of SRAM, enhancing the stability and reliability of data retrieval. The design process involved leveraging the capabilities of Cadence Virtuoso, a widely-used Electronic Design Automation (EDA) tool, to implement and simulate the sense amplifier circuit. The sense amplifier was implemented using CMOS technology, with careful attention paid to transistor sizing and layout optimization to meet the desired specifications.

Simulation results demonstrated the functionality and effectiveness of the designed sense amplifier in amplifying small voltage differentials during the read operation, thereby enabling reliable data retrieval from the SRAM cell. Overall, this study showcases the successful design and simulation of a sense amplifier for SRAM cells using Cadence Virtuoso, highlighting its potential applications in high-performance memory systems.

Keywords: SRAM, Sense Amplifier, Cadence Virtuoso, CMOS Technology, Simulation, Memory Design.

TABLE OF CONTENT

DECLARATION	ii
CERTIFICATE	iii
ACKNOWLEDGEMENT	iv
ABSTRACT	v
LIST OF FIGURES	vii
CHAPTER 1 – INTRODUCTION	01
CHAPTER 2 – EXISTING METHODOLOGY	15
CHAPTER 3 – DESIGN & IMPLEMENTATION	17
CHAPTER 4 – RESULT & DISCUSSION	30
CHAPTER 5 – APPLICATION & ADVANTAGES	31
CHAPTER 6 – CONCLUSION & FUTURE WORK	35
REFFRENCES	36

LIST OF FIGURE

Fig. No.	Figure Name	PageNo.
Fig. 1.1	VLSI Design Flow	3
Fig. 1.2	Y-Chart	4
Fig. 2.1	Cadence Design Suite Logos	15
Fig. 3.1	Circuit diagram of Sense amplifier for SRAM cell	19
Fig. 3.2	Circuit diagram of Sense Ampilifer for SRAM CELL if EN=0	20
Fig. 3.3	Circuit diagram of Sense Ampilifer for SRAM CELL if EN=1	23
Fig. 3.4	Schematic of sense amplifier for SRAM cell	25
Fig. 4.1	Waveform of sense amplifier for SRAM cell	32

CHAPTER 1

INTRODUCTION

Very large-scale integration is a process of embedding or integrating hundreds of thousands of transistors onto a singular silicon semiconductor microchip. VLSI technology's conception dates back to the late 1970s when advanced level processor (computer) microchips were also in their development stages. Two of the most common VLSI devices are the microprocessor and the microcontroller.

VLSI refers to an integrated circuit technology with numerous devices on a single chip. The term originates, of course, in the 1970s, along with various other scale integration classifications based on the number of gates or transistors per IC.

The remarkable growth of the electronics industry is primarily due to the advances in large-scale integration technologies. With the arrival of VLSI designs, the number of possibilities for ICs in control applications, telecommunications, high-performance computing, and consumer electronics as a whole continues to rise.

Presently, technologies like smartphones and cellular communications afford unprecedented portability, processing capabilities, and application access due to VLSI technology. The forecast for this trend indicates a rapid increase as demands continue to increase.

The following are the primary advantages of VLSI technology:

- Reduced size for circuits
- Increased cost-effectiveness for devices
- Improved performance in terms of the operating speed of circuits
- Requires less power than discrete components
- Higher device reliability
- Requires less space and promotes miniaturization

1.1 The Design Process of a VLSI IC

Overall, VLSI IC design incorporates two primary stages or parts:

1. Front-End Design: This includes digital design using a hardware description language, for example, Verilog, System Verilog, and VHDL. Furthermore, this stage encompasses design verification via simulation and other verification techniques. The entire process also incorporates designing, which starts with the gates and continues through to design for testability.

2. Back-End Design: This consists of characterization and CMOS library design. Additionally, it involves fault simulation and physical design.

The entire design process follows a step-by-step approach, and the following are the front-end design steps:

- Problem Specification: This is a high-level interpretation of a system. We address the key parameters, such as design techniques, functionality, performance, fabrication technology, and physical dimensions. The final specifications include the power, functionality, speed, and size of the VLSI system.
- Architecture Definition: This includes fundamental specifications such as floating-point units and which system to use, such as RISC or CISC and ALU's cache size.
- Functional Design: This recognizes the vital functional units of a system and, thus, enables identification of each unit's physical and electrical specifications and interconnect requirements.
- Logic Design: This step involves control flow, Boolean expressions, word width, and register allocation.
- Circuit Design: This step performs the realization of the circuit in the form of a netlist. Since this is a software step, it utilizes simulation to check the outcome.
- Physical Design: In this step, we create the layout by converting the netlist into a geometrical depiction. This step also follows some preconceived static rules, such as the lambda rules, which afford precise details of the ratio, spacing between components, and size.

The following are the back-end design steps for hardware development:

- Wafer Processing: This step utilizes pure silicon melted in a pot at 1400° C. Then, a small seed comprising the required crystal orientation is injected into liquefied silicon and gradually pulled out, 1mm per minute. We manufacture the silicon crystal as a cylindrical ingot and cut it into discs or wafers before polishing and crystal orientation.
- Lithography: This process (photolithography) includes masking with photo etching and a photographic mask. Next, we apply a photoresist film on the wafer. A photo aligner then aligns the wafer to a mask. Finally, we expose the wafer to ultraviolet light, thus highlighting the tracks through the mask.

- **Etching:** Here, we selectively remove material from the surface of the wafer to produce patterns. With an etching mask to protect the essential parts of the material, we use additional plasma or chemicals to remove the remaining photoresist.
- **Ion Implantation:** Here, we utilize a method to achieve a desired electrical characteristic in the semiconductor, i.e., a process of adding dopants. The process uses a beam of high-energy dopant ions to target precise areas of the wafer. The beam's energy level determines the depth of wafer penetration.
- **Metallization:** In this step, we apply a thin layer of aluminum over the entire wafer.
- **Assembly and Packaging:** Every one of the wafers contains hundreds of chips. Therefore, we use a diamond saw to cut the wafers into single chips. Afterward, they receive electrical testing, and we discard the failures. In contrast, those that pass receive a thorough visual inspection utilizing a microscope. Finally, we package the chips that pass the visual inspection as well as recheck them.

VLSI technology is ideally suited to the demands of today's electronic devices and systems. With the ever-increasing demand for miniaturization, portability, performance, reliability, and functionality, VLSI technology will continue to drive electronics




Fig. 1.1 VLSI Design Flow

Y Chart:

The Gajski-Kuhn Y-chart is a model, which captures the considerations in designing semiconductor devices. The three domains of the Gajski-Kuhn Y-chart are on radial axes. Each of the domains can be divided into levels of abstraction, using concentric rings. At the top level (outer ring), we consider the architecture of the chip; at the lower levels (inner rings), we successively refine the design into finer detailed implementation. Creating a structural description from a behavioral one is achieved through the processes of high-level synthesis or logical synthesis. Creating a physical description from a structural one is achieved through layout synthesis.




Fig. 1.2 Y-Chart

1.2 HARDWARE DESCRIPTION LANGUAGES

Hardware description languages (HDLs) are extremely important tools for modern digital designers. Once you have learned System Verilog or VHDL, you will be able to specify digital systems much faster than if you had to draw the complete schematics. The debug cycle is also often much faster because modifications require code changes instead of tedious schematic rewiring. However, the debug cycle can be much longer using HDLs if you don't have a good idea of the hardware your code implies.

HDLs are used for both simulation and synthesis. Logic simulation is a powerful way to test a system on a computer before it is turned into hardware. Simulators let you check the values of signals inside your system that might be impossible to measure on a physical piece of hardware. Logic synthesis converts the HDL code into digital logic circuits.

The HDL code is written to conform to one of three styles:

1. A structural description describes the circuit structure in terms of the logic gates used and the interconnect wiring between the logic gates to form a circuit netlist.
2. A dataflow description describes the transfer of data from input to output and between signals.
3. A behavioral description describes the behavior of the design in terms of the circuit and system behavior using algorithms. This high-level description uses language constructs that resemble a high-level software programming language.

VHDL stands for Very High-Speed Integration Circuit HDL (Hardware Description Language). It is an IEEE (Institute of Electrical and Electronics Engineers) standard hardware description language that is used to describe and simulate the behavior of complex digital circuits.

The most popular examples of VHDL are **Odd Parity Generator, Pulse Generator, Priority Encoder, Behavioral Model** for 16 words, 8bit RAM, etc.

VHDL supports the following features:

- Design methodologies and their features.
- Sequential and concurrent activities.
- Design exchange
- Standardization
- Documentation
- Readability
- Large-scale design
- A wide range of descriptive capability

Verilog is another popular HDL. It is a language used for describing a digital system like a network switch or a microprocessor or a memory or a flip-flop. It means, by using a HDL we can describe any digital hardware at any level. Designs, which are described in HDL are independent of technology, very easy for designing and debugging, and are normally more useful than schematics, particularly for large circuits.

1.3 MOTIVATION

As there is a fast growing in technology, so now a days semiconductors involved to such an extent that the requirement of faster performance in electronic circuits with have become more essential thing. Therefore, we have a requirement of more efficient and fast circuit design.

Motivation for Sense Amplifier in SRAM Cell Using Cadence Static Random Access Memory (SRAM) cells serve as fundamental building blocks in modern digital integrated circuits, providing fast, volatile memory storage essential for various applications ranging from microprocessors to system-on-chip (SoC) designs. The performance and reliability of SRAM cells directly impact the overall functionality and efficiency of these electronic systems. At the heart of an SRAM cell lies the sense amplifier, a critical component responsible for reading and refreshing stored data. The motivation for employing sense amplifiers in SRAM cells, coupled with the utilization of Cadence tools for their design and optimization, stems from several key factors:

Read Stability and Speed: In SRAM cells, data is stored as a charge on tiny capacitors, typically implemented as cross-coupled inverters. When reading data from an SRAM cell, the voltage differential across these capacitors is extremely small, making it susceptible to noise and process variations. The sense amplifier enhances the voltage difference, enabling accurate and rapid detection of stored data. By using Cadence tools for designing sense amplifiers, engineers can ensure that the read operation is stable and fast, meeting the stringent timing requirements of modern digital systems.

Noise Margin Enhancement: Semiconductor manufacturing processes introduce variations in device characteristics, leading to fluctuations in transistor parameters such as threshold voltage and mobility. These variations can degrade the noise margin of SRAM cells, making them more susceptible to errors during read operations. Sense amplifiers help mitigate these variations by amplifying the voltage difference between the bit line.

Power Efficiency: SRAM-based memories are prevalent in battery-powered devices such as smartphones and IoT sensors, where power efficiency is paramount. Sense amplifiers consume power during read operations, and optimizing their design for low power consumption is essential for extending battery life.

1.4 BACKGROUND

Static Random Access Memory (SRAM) is a type of volatile semiconductor memory that stores data as long as power is supplied to the device.

It is widely used in applications requiring fast access times and low power consumption, such as cache memories in microprocessors, register files in digital signal processors, and memory buffers in communication systems. The basic building block of an SRAM is the SRAM cell, which typically consists of a flip-flop configuration formed by a cross-coupled pair of inverters and two access transistors.

The SRAM cell stores one bit of data and allows for fast read and write operations. However, reading the stored data from the SRAM cell requires amplifying the small voltage differential between the bitlines connected to the cell. The sense amplifier is a crucial component of an SRAM cell responsible for sensing and amplifying the voltage difference between the bitlines during read operations.

Its primary function is to detect and amplify the small voltage differential, converting it into a full logic swing that represents the stored data (0 or 1).

The sense amplifier plays a critical role in the performance and reliability of SRAM-based memory systems. Its ability to accurately sense and amplify the voltage difference between bitlines enables fast and efficient read operations, making it an essential component in modern digital integrated circuits.

1.5 PROBLEM STATEMENT

VLSI circuits are used everywhere, including microprocessors in a personal computer, chips in a graphic card, digital camera or camcorder, chips in a cell phone, embedded processors, and safety systems like anti-lock braking systems in an automobile, personal entertainment systems, medical electronic systems etc.

The performance and reliability of Static Random Access Memory (SRAM) cells heavily rely on the efficient operation of the sense amplifier, which is tasked with accurately detecting and amplifying the small voltage differentials between the bitlines during read operations.

However, as technology nodes shrink and operating voltages decrease, the design of sense amplifiers faces significant challenges. Issues such as reduced noise margins, increased sensitivity to process variations, and higher power consumption pose formidable obstacles to achieving optimal sense amplifier performance. Additionally, the demand for higher memory densities and faster access times exacerbates these challenges, necessitating the development of robust sense amplifiers capable of operating reliably under stringent performance requirements.

Hence, there is a pressing need to address these issues and develop innovative design methodologies and circuit techniques to enhance the performance, speed, and robustness of sense amplifiers in SRAM cells. This problem statement sets the stage for research and development efforts aimed at overcoming the obstacles hindering the advancement of sense amplifier technology in SRAM-based memory systems.

1.6 OBJECTIVE

The objective of designing and simulating a sense amplifier in an SRAM cell using Cadence tools encompasses several key aspects, each crucial for achieving the desired performance, reliability, and efficiency of the memory subsystem within integrated circuits. This objective can be broken down into several specific goals:

Performance Optimization: The primary objective of designing a sense amplifier is to optimize its performance parameters such as speed, read stability, and power consumption. By leveraging Cadence's extensive suite of simulation tools, designers aim to achieve the fastest possible read access times while ensuring reliable data detection under various operating conditions.

Noise Immunity and Signal Integrity: Another critical objective is to enhance the sense amplifier's noise immunity to ensure accurate data sensing even in the presence of noise sources such as process variations, coupling effects, and environmental interference. Through careful design and simulation using Cadence tools, designers aim to minimize susceptibility to noise while maintaining robust signal integrity.

Low Power Consumption: Power efficiency is a key consideration in modern semiconductor designs, especially for battery-powered devices and energy-efficient systems. Designers aim to minimize the power consumption of the sense amplifier circuitry without compromising its performance. Through optimization techniques and simulation using Cadence tools, designers seek to achieve the lowest possible power consumption while meeting performance requirements.

Process Variation Tolerance: Semiconductor manufacturing processes exhibit inherent variations that can impact the performance and yield of integrated circuits. Designers aim to develop sense amplifiers that are tolerant to process variations, ensuring consistent performance across different manufacturing batches and process nodes. Cadence tools enable designers to simulate the effects of process variations, design methodologies. Designers aim to develop sense amplifiers that can be seamlessly integrated into different SRAM cell configurations and memory architectures while maintaining optimal performance

Robustness and Reliability: The sense amplifier must exhibit robust behavior and reliability under a wide range of operating conditions, including temperature variations, supply voltage fluctuations, and aging effects. Designers aim to enhance the robustness and reliability of the sense amplifier through thorough design verification and simulation.

Scalability and Compatibility: The sense amplifier design should be scalable and compatible with various technology nodes and design methodologies. Designers aim to develop sense amplifiers that can be seamlessly integrated into different SRAM cell configurations and memory architectures while maintaining optimal performance and compatibility with Cadence design flows.

Validation and Verification: Finally, the objective includes rigorous validation and verification of the sense amplifier design through extensive simulation, emulation, and testing using Cadence tools. Designers aim to ensure that the sense amplifier meets all specified requirements and performance targets before integration into larger system designs.

1.7 SCOPE OF THE PROJECT

The sense amplifier in an SRAM (Static Random Access Memory) cell plays a crucial role in reading the stored data. Its primary function is to amplify the small voltage difference between the bitlines (BL and BLB) caused by the stored charge in the memory cell, making it detectable and interpretable as either a '0' or a '1'.

The scope of sense amplifier design in SRAM cells using Cadence tools typically includes Cadence tools like Virtuoso and Spectre for designing and simulating sense amplifiers. They create and optimize the sense amplifier circuitry to ensure reliable and efficient operation under various conditions such as process variations, temperature changes, and supply voltage fluctuations.

Performance Optimization: Engineers strive to achieve high-speed operation and low power consumption in sense amplifiers. They optimize parameters like transistor sizing, biasing, and layout to improve speed, reduce power consumption, and enhance noise immunity.

Verification and Validation: Engineers perform extensive simulation and verification using Cadence tools to ensure the designed sense amplifiers meet the desired specifications and performance requirements.

Technology Node Migration: With advancements in semiconductor manufacturing technology, SRAM designs are continually migrating to smaller technology nodes. Design sense amplifiers optimized for the latest technology nodes, enabling higher integration density and improved performance.

The requirement of a larger bitline voltage difference harms the access speed severely. shows typical signals of CSRAM during the compute access. We define the total delay as the time delay from the time that the BL starts discharging to the time that VOUT reaches 90% (or 10% if the output is logic “0”). The delay can be divided into t_0 and t_1 , which are the bitline discharge delay and the SA delay, respectively. As can be observed, t_0 is substantially larger than t_1 , which means the bitline discharge delay dominates the total delay.

Many similar and diverse SA designs have been noted to fulfil design ambitions that a SA encounters. The design ambitions such as low power, low energy and delay, high speed, lesser area, and low power supply. Some of the notable SA cells developed in last decade are present in this section. SA is an essential element which makes the semiconductor memory IC chip. It is the factor of read circuitry. This is required for reading data among the memory. The key responsibility of SA is detecting the data stored based on the discharge in bit line voltages,

It amplifies the small-scale voltage difference to desired logic levels hence the data obtained be illustrated appropriately through logic apart from the memory [8]. The well-known and preferable SA is high speed differential voltage sense amplifier. Some SAs that attain the desirable. The mutual thing in all the SAs discussed in the paper is latch type SAs. Aspect ratios of all the SAs are same for all PMOS and NMOS transistors.] High speed differential voltage SA (HSDVSA) is depicted in Fig. 1a. the cell comprises of two PMOS transistors (M1 M2) and three NMOS transistors (M3-M5) and additional inverter. Transistor M3 and M4 are differential pair along operative current mirror load transistors (M1-M2) and enable switch M5 for biasing.

When enable (EN) is high, the SA senses the relevant voltage differences between bitlines the overall speed and performance of memory its compulsory to investigate and understand various latch type current and voltage mode SA configurations. Latch type SA quick decisions due to strong positive feedback connection. So, the advantage and disadvantage of each configuration may be identified. Latch type SAs are the popular because of low power and high speed. however, SA should be purposely regulated since the input node is also plays as output node. Among those SAs, proposed SA circuit consumed lowest average power The SA operates only when stored data is being read from memory. SA's are applied to transform small voltage swing to a full logic signal and amplify the signals to observable logic levels so the data can be read without the memory. The differential SA also named as Voltage Mode SA (VMSA) is usually applied since no static current passed through it and that will make a decrement in power.

1.8 REQUIREMENTS

SOFTWARE REQUIREMENTS:

Cadence Design Systems, Inc., headquartered in San Jose, California, is an American multinational computational software company, founded in 1988 by the merger of SDA Systems and ECAD, Inc. The company produces software, hardware and silicon structures for designing integrated circuits, systems on chips (SoCs) and printed circuit boards.

The company develops software, hardware and intellectual properties (IP) used to design chips, systems and printed circuit boards, as well as IP covering interfaces, memory, analog, SoC peripherals, data plane processing units, and verification.

Custom IC technologies:

Virtuoso Platform: Tools for designing full-custom integrated circuits; includes schematic entry, behavioral modeling (Verilog-AMS), circuit simulation, custom layout, physical verification, extraction and back-annotation. Used mainly for analog, mixed-signal, RF, and standard-cell designs, but also memory and FPGA designs.

Spectre X: In June 2019, Cadence introduced Spectre X parallel circuit simulator, so that users could distribute time- and frequency-domain simulations across hundreds of CPUs for faster runtime and speed.

AWR is a radio frequency to millimeter wave design environment for designing 5G/wireless products. Used for communications, aerospace and defense, semiconductor, computer and consumer electronics.

Digital implementation and signoff technologies:

Genus, Innovus, Tempus & Voltus : In March 2020, Cadence announced that its Innovus place and route engine and optimizer were now integrated into Genus Synthesis, with both tools using a common user interface and database.

Stratus: High-level synthesis tool that creates RTL implementations from C, C++, or SystemC code.

Cerebrus. In July 2021, Cadence announced its machine learning-based Cerebrus chip explorer product to automatically optimize the Cadence digital design flow for specified power, performance, and area goals across multiple blocks. Cerebrus utilizes a reinforcement learning approach to increase efficiency each time the optimization process is repeated.

Other Cadence RTL to GDS II tools: Conformal Equivalence Checker, Stratus High-Level Synthesis, Joules Power Analysis, Quantus RC Extraction, Modus Automatic Test Pattern Generation.

cā dence®




Fig. 2.1 Cadence Design Suite Logos

CHAPTER 2

EXISTING METHODOLOGY

The design methodology for sense amplifiers in SRAM cells using Cadence Virtuoso typically involves several following steps:

Specification Definition: Engineers start by defining the specifications and requirements of the sense amplifier. This includes parameters such as speed, power consumption, noise margin, and layout area.

Schematic Design: Using Cadence Virtuoso's schematic editor, engineers create the circuit schematic of the sense amplifier based on the specified requirements. This involves selecting appropriate transistor types (e.g., CMOS), sizing transistors, adding biasing circuits, and designing the latch structure.

Simulation: Once the schematic design is complete, engineers perform simulations using Cadence Spectre or other simulation tools integrated with Virtuoso. They simulate the sense amplifier circuit under various operating conditions, including different input signal levels, process corners, temperature variations, and power supply voltages. Simulation results are analyzed to ensure that the sense amplifier meets the specified performance criteria.

Layout Design: After verifying the schematic design, engineers proceed to layout design using Cadence Virtuoso's layout editor. They create the physical layout of the sense amplifier circuit, considering factors such as transistor placement, routing, parasitic capacitance, and wire length optimization. Layout design is critical for achieving desired performance, reliability, and manufacturability.

Layout Verification: Engineers perform layout verification to ensure that the designed layout adheres to design rules, constraints, and guidelines specified for the target semiconductor technology node. Cadence Virtuoso provides tools for design rule checking (DRC) and layout vs. schematic (LVS) verification to identify and resolve layout errors and inconsistencies.

Parasitic Extraction: Parasitic elements such as resistances and capacitances inherent in the layout are extracted using Cadence Virtuoso's parasitic extraction tools. Accurate parasitic extraction is essential for simulating the sense amplifier's behavior more precisely and optimizing its performance.

Post-layout Simulation and Optimization: Engineers perform post-layout simulation to validate the sense amplifier's performance considering layout-induced effects. They analyze simulation results, identify areas for improvement, and iteratively optimize the design by adjusting layout parameters, transistor sizing, or biasing schemes as needed.

Final Verification and Sign-off: Once the sense amplifier design meets all specifications and requirements, engineers perform final verification and sign-off before tape-out. This involves comprehensive testing, verification, and validation to ensure the sense amplifier's functionality, reliability, and manufacturability.

Throughout the design process, engineers may use various Cadence Virtuoso features, tools, and methodologies tailored to SRAM sense amplifier design, such as analog design environment (ADE), schematic-driven layout (SDL), hierarchical design, and custom layout techniques. Collaboration with other design teams, such as memory array designers and system integrators, may also be essential for achieving optimal performance and integration within the overall SRAM memory design.

CHAPTER 3

DESIGN AND IMPLEMENTATION

In the recent decades, the demand of mobile electronic devices is exponentially increased which creates an urge to design highly effective VLSI structures. Sense amplifier (SA) is an important component in memory design. The design and choice of a sense amplifier outlines the robustness of bit line sensing, impacting the read speed and power.

The primary function of a SA in SRAMs is to amplify a small differential voltage developed on the bit lines by a read accessed cell to the full swing digital output signal thus greatly reducing the time required for a read operation SA allows the SRAM cells to be small, as each individual cell does not required to fully discharge the bit line, hence array area is less.

A sense amplifier is a crucial component in the operation of Static Random Access Memory (SRAM) cells. Its primary function is to detect and amplify small voltage differentials representing stored data in the SRAM cell during the read operation.

An SRAM cell typically consists of two cross-coupled inverters that form a bistable latch. These inverters store complementary logic levels (e.g., 0 and 1), representing the binary data bit stored in the cell.

During a read operation, the word line (WL) connected to the SRAM cell is activated, allowing access to the stored data. This action enables the transfer of the data from the SRAM cell to the bit lines (BL and 'BL).

As the data from the SRAM cell is transferred to the bit lines, a small voltage differential develops between the complementary bit lines ('BL and BL). This voltage differential is a result of the charge sharing between the bit lines due to the state of the SRAM cell.

The sense amplifier is activated by enabling its input through control signals. Once activated, the sense amplifier detects the voltage differential between the bit lines. The detected voltage differential is amplified by the sense amplifier to produce a larger differential output signal.

The sense amplifier amplifies this signal to ensure reliable detection of the stored data bit. Based on the amplified signal's polarity and magnitude, the sense amplifier determines the logic state (0 or 1) of the data stored in the SRAM cell.

The amplified signal's output is then latched and fed into the data output circuitry for further processing or transmission to the external circuitry. The minimal bit line differential which is input to SA is called as SA margin, is a factor in defining the total read access time and thus, the speed of an SRAM. On the other hand, the subsequent better tolerance to the process and environmental fluctuations comes at the cost of the extra read access time and the power spent on the discharging and pre-charging of the bit lines.

Low-power sense amplifiers and interface circuits are necessary in high-performance VLSI's. To realize a low-power and an automatic power-saving scheme, the current-controlled latch sense amplifier is developed. In a read cycle, the data of a memory cell appear as a small difference on the data lines (BT and BB). After EN is activated, the operation current flows during the transition of output nodes.

The voltage flows only during switching of inverters that compose the sense amplifier. When EN signal is low, the logic on BT and BB develops on the latch output i.e. differential voltage but it is not get amplified as the transistor is off and therefore logic retains still EN goes high.




Fig 3.1: Circuit daigram of Sense Amplifier for SRAM CELL

The data from the SRAM cell flows onto the bit lines, it induces a small differential voltage between the bit lines depending on the state of the cell (e.g., '0' or '1'). The sense amplifier is then activated to detect and amplify this small voltage differential. It consists of a pair of complementary transistors arranged in a latch configuration.




Fig 3.2: Circuit diagram of Sense Amplifier for SRAM CELL if EN=0.

Transistor is turned on to eliminate the voltage difference between BL and BLN caused by the change of device's threshold. At the end of the pre-charge stage are turned off, and then a word line is turned on to start the read operation. After that one of the bit lines will be pulled down by the selected storage cell, when voltage difference of the two bit lines is big enough, SE signal turns to VDD from GND, and transistor is turned on to enable the sense amplifier,

Under the effect of positive feedback bit line voltage is amplified to CMOS the constant improvement of the technological level, the power supply voltage is designed to be lower.

The power supply voltage is as low as comes up with more strict requirements for the speed, power consumption and sensitivity of sense amplifier is added as a balanced transistor to eliminate the voltage difference between Y and YN caused by the change of device's threshold of transistors constitute cross coupling structure which can speed up the formation of bitline.

Voltage difference depending on positive feedback effect during read operation. In addition, the inverter INV2 is replaced by transistors is controlled by a signal derived from SE through three inverters INV1, INV2.

These inverters turn off transistors until the bitlines and sense amplifier are precharged to VDD, therefore this can prevent the bitline current flowing to the sense amplifier to make the bitline charge stored stably and then increase speed of the amplifier. With drop of the bitline capacitance influence on sense nodes, the amplifier's power consumption is reduced to a certain extent.

Inverters are used to turn Y signal to a real digital signal and enhance the driving ability of the circuit In order to reduce the sense amplifier reaction time, a modified conventional type sense amplifier is being proposed as shown. The sense amplifier virtual ground is represented as VS1, which is responsible for the enhancement of sense amplifier reaction time. The unique feature of the design approach is capacitive coupling based transient negative VS1 voltage generation circuit.

Easy to integrate with available sense amplifier circuit. Here we inserted the odd number of inverters for delaying the signal from SAEN to coupling capacitor one end node. To gain a substantial amount of dip at VS1 node, the negative coupling at the VS1 node should occur when VS1 node has already reached to the minimum possible level.

To achieve the stated requirement, a chain of an odd number of inverters and a capacitor has been put between SAEN and VS1 nodes. The inverter chain delays the SAEN signal to reach one end of the coupling capacitor node and improves the coupling voltage. The circuit operation is when SAEN going high, the sense amplifier virtual ground node VS1 starts discharging and reaches to minimum voltage.

Due to inverter delay, one end of the capacitor goes low with high ramp and couples with VS1 provides extra drive for NMOS transistors, i.e. the gate to source voltage of NMOS transistors increases, which decreases the sense amplifier reaction time and makes the sense amplifier faster. This will leads to a small differential voltage is required between the bit lines for quick operation of the sense amplifier.

This capacitive coupling based circuit scheme, which compensates the loss of the differential because of the device variations and/or because of the relative mismatch between the timing of the sense amplifier enable signal and the generation of the required differential voltage on the bit-lines and subsequently on the internal nodes.

Sense amplifier across the corners with positive feedback connection to amplify the differential voltage developed by the bit lines the basic variation of the latch based sense amplifier inputs and outputs from the bit lines. When the SRAM cell in the read mode, both the bit lines are pre-charged.

If we supply the sense amplifier enable signal to low due to this some differential voltage is established across the bit lines, at the same time the sense amplifier output nodes are charged to bit line voltages.

When required differential voltage is reached, then SAEN signal goes to high and transistors switched ON and the functionality of the sense amplifier will start. Because of the transistors are OFF the bit lines are decoupled from the sense amplifier nodes, so any changes in bit line voltage will not affect the read operation. The read outputs are measured at sense amplifier nodes, i.e. SO_0 or SOB_0.

Due to process variation, a possible scenario has been occurring, when the SRAM cell being in read mode, the worst, i.e. least read current, so the slowest discharge rate of the bit-lines, SAEN path happens to be fast, with respect to differential voltage generation on bit-lines going to sense amplifier and sense amplifier happens to be the worst i.e. having maximum differential voltage (offset) requirement. This implies, effective differential of the sense amplifier internal nodes is very less. This increases the sense amplifier reaction time.

The sense amplifier compares the voltage levels on the bit lines and amplifies the voltage difference between them. The basis of various parameters like energy, current, delay and power. Based on this, it is concluded that the proposed circuit is best suitable choice. Double voltage with swing restoration logic and other parameters like delay, stability is used. In these types of circuits noise margins are increased but the sizing requirements decreased.

When enable EN is “1” and ENB is “0”, the switching transistors M5 and M10 turned ‘ON’. Suppose BL is “1” and BLB is “0”. When EN = 0 and ENB = 1, switching transistor gets turned ‘OFF’ will turned ‘ON’. This will charge output node towards BL equal to BLB. Due to double switch and reduced leakage current the energy is decrease and the speed is increased, and the lowest energy and power is achieved among all transistors.




Fig 3.3: Circuit diagram of Sense Amplifier for SRAM CELL if EN=1.

A voltage-controlled sense amplifier (VCSA) plays a critical role in the operation of static random-access memory (SRAM) cells, particularly in read operations. Its primary function is to amplify the small voltage difference generated by the SRAM cell during a read operation to a level that can be reliably interpreted as either a '0' or a '1' by the peripheral circuitry.

Designing an efficient VCSA is crucial for achieving high-speed, low-power SRAM implementations. Below is a proposed circuit method for a VCSA in an SRAM cell, covering key components and principles.

During a read operation, the stored data in an SRAM cell is accessed by applying a word line and bit line voltage to select the desired cell. The voltage difference across the bit lines caused by the stored data state (either '0' or '1') needs to be sensed and amplified for reliable detection. A SA detects this voltage difference and amplifies it to produce a robust output signal. A common approach for implementing a SA is through a differential amplifier configuration. This configuration utilizes two complementary bit lines (BL and BLB) to sense the voltage difference between the accessed SRAM cell and its complement. Before initiating a read operation, it's essential to pre-charge the bit lines to a known voltage level.

Pre-charge circuitry ensures that the bit lines are set to a defined value (e.g., $V_{DD}/2$) to enable reliable sensing during the read operation. Pre-charging, the bit line voltages are allowed to settle, and then the sense amplifier stage is activated. The sense amplifier senses the voltage difference between the bit lines and amplifies it to produce a digital output. This stage typically involves a latch-based amplifier or other differential amplifier topologies for high gain and speed.

To ensure stability and speed of operation, a feedback mechanism can be incorporated into the sense amplifier. Feedback mechanisms often involve the use of additional transistors or capacitors to adjust the gain or bandwidth of the amplifier dynamically. To reduce power consumption, various techniques such as power gating, dynamic voltage and frequency scaling (DVFS).

Sub-threshold operation can be employed. Power gating selectively shuts down parts of the circuit when not in use, while DVFS adjusts supply voltage and frequency based on workload requirements. Sub-threshold operation involves operating transistors in the sub-threshold region to minimize leakage current.

Since SRAM cells are susceptible to noise, especially during read operations, noise reduction techniques are crucial. These techniques may include noise-cancelling circuitry, shielding, or optimizing layout and routing to minimize noise coupling.

This amplification process enhances the signal-to-noise ratio and ensures accurate detection of the stored data. Based on the amplified voltage difference, the sense amplifier determines the logic state of the accessed SRAM cell (e.g., '0' or '1').

In summary, the sense amplifier in an SRAM cell detects and amplifies small voltage differentials induced during the readout process, enabling accurate and reliable retrieval of stored data from the SRAM cell. Its operation is critical for the overall performance and functionality of SRAM-based memory systems in modern digital circuits.




Fig 3.4: Schematic of Sense Amplifier for SRAM CELL

3.1 LIMITATIONS OF EXISTING SYSTEM

There are few limitations existing in the investigation of sense amplifier in SRAM cell. While existing sense amplifier designs for SRAM cells have achieved significant advancements in terms of speed, power efficiency, and reliability, they still face several limitations:

Power Consumption: Despite efforts to optimize power usage, SAs can still consume a considerable amount of power, particularly during read operations. This can limit the battery life of portable devices and increase heat dissipation in high-performance computing systems.

Speed: While SAs are designed to operate at high speeds, there are still limitations in achieving ultra-low access times, especially as memory densities increase. This can impact overall system performance, particularly in applications requiring rapid data retrieval.

Noise Sensitivity: SRAM cells are susceptible to noise, and VCSAs may struggle to accurately sense and amplify the voltage difference in the presence of noise. This can lead to read errors and reduce the reliability of the memory subsystem.

Process Variability: Variations in manufacturing processes can lead to inconsistencies in transistor characteristics, affecting the performance and yield of SA circuits. Designing robust SAs that can tolerate process variations is challenging.

Area Overhead: The implementation of complex SA circuits may require additional chip area, which can be a limiting factor in applications where space is at a premium, such as in mobile devices or embedded systems.

Complexity: The design and optimization of SAs involve complex trade-offs between speed, power, area, and reliability. Achieving the desired balance requires sophisticated design techniques and tools, increasing development time and cost. Design methodologies. Designers aim to develop sense amplifiers that can be seamlessly integrated into different SRAM cell configurations and memory architectures while maintaining optimal performance. reconfigurable sense amplifier (R-SA), which can be configured to an improved AD-SA for compute access, and an SD-SA for optimal normal read access. Fig. 6 presents the configuration mode of the proposed R-SA and its timing diagram for a compute access. In this mode, the transistors N1, N2 and N3 are turned off. Thus, the R-SA is essentially an AD-SA with modification on the precharge step.

During the SA's precharge procedure (i.e., $PC = 0$), instead of connecting to VDD , the nodes SAOUT and SAOUTB are connected to BLB and BL through transistor P1 and P2. With this modification, SAOUT and SAOUTB will build the desired voltage difference before signal SAE is enabled. This feature enables the improved AD-SA to function reliably with a smaller voltage difference between $V+$ and $V-$ compared to the conventional AD-SA the proposed R-SA configured to symmetric differential SA (SD-SA) for normal read access. In this mode, the skewed transistor ML, MR and footswitch N4 are off, while transistors N1, N2 and N3 are turned on. As the N1 and N3 have balanced sizing, the R-SA is essentially an AD-SA requiring a minimal voltage difference for reliable sensing. Fig. 8 shows the yield versus V_{IN} of proposed R-SA during a compute access. Similar to conventional AD-SA, to obtain reliable sensing for "Case 01/10", the R-SA should be insensitive to a voltage difference between BL and BLB, which is mainly caused by the transistor's mismatch. R-SA is sized to get a 100% yield for V_{IN} less than 40 mV.

From a 5000-point Monte Carlo simulation of an 8 Kb SRAM, the maximum voltage difference variation between BL and BLB is 26.4 mV under "Case 01/10". Therefore, the proposed R-SA is sufficient to overpower the mismatch variation and sense correctly. For "Case 00", the minimum voltage difference to get 100% yield is reduced to 140 mV. For the normal read access, to reach a 100% yield, the R-SA only requires a voltage difference to be larger than 100 mV, SAs' required bitline voltage difference for different access. The proposed R-SA requires the minimum voltage difference for both compute access and normal read access. A lower BL voltage difference requirement shortens bitline discharge delay. Thus, the R-SA is expected to be fastest.

3.2 PROPOSED SYSTEM/APPROACH

Our proposed system proposes the following features.

Gate diffusion input method has a low power consumption, making it suitable for low-frequency applications.

Requirement Analysis define the specifications and requirements of the sense amplifier, including speed, power consumption, noise immunity, and area constraints. Determine the technology node and process parameters to be used in the design. Use Cadence Virtuoso to create a schematic of the sense amplifier circuit based on the chosen topology (e.g., latch-based, differential pair). Implement PMOS and NMOS transistors, as well as passive components such as resistors and capacitors, as required by the chosen design. Set up simulation environments using Cadence virtuoso or other simulation tools to verify the functionality and performance of the sense amplifier.

Define input stimuli, including signal waveforms, voltage levels, and timing parameters for various operating conditions. Perform transient, DC, AC, and noise simulations to analyze the behavior of the sense amplifier under different scenarios. Optimize the circuit parameters, such as transistor sizes, biasing conditions, and load configurations, to meet the specified requirements. Document the design process, simulation results, optimization strategies, and layout details for future reference. Prepare a comprehensive design report summarizing the key findings, challenges encountered, and solutions implemented during the design process. TWO rows are accessed to perform in-memory boolean operation “AND/NOR”.

This is achieved by a pair of single-end SA, which compares the bitline voltage to one additional voltage reference (V_{ref}). However, the detailed structure of SA. The characteristic of single-ended sensing and differential sensing topologies, we will adopt the current-mode latch-type SA for a fair comparison. The detailed schematic of current-mode latch-type SA. The output nodes SAOUT and SAOUTB are pre charged to VDD before the sensing stage. Once the signal SAE is enabled, the SA will amplify a small voltage difference into a full-swing CMOS voltage level. There are three bitline discharging scenarios for a CSRAM during a compute access, which are determined by the stored data values.

When the stored data (A, B) is (1, 1) (i.e., the “Case 11”), the BLs will remain at VDD, while the BLs will discharge to different levels for “Case 01/10” and “Case 00”. To perform a reliable single end sensing, the input Vref should be lower than the bitline. The differential bitline pair, an asymmetric differential sense amplifier pair that connects to BL/BLB in the opposite direction has been used to achieve reliable sensing of CSRAM. The key design consideration is to deliberately skew the transistor ML with high driving strength through transistor upsizing or using a low threshold voltage device.

We present the sensing principle of the asymmetric differential SA by explaining the “NOR” logic. For “Case 01/10”, both BL and BLB discharge equally. Due to the strong driving strength of transistor ML, the SA will pull SAOUT to logic “0”. The same result also holds for Case “11”. For “Case 00”, BL is discharged to a relative low value while BLB remains at VDD. Thus, the SA will pull SAOUTB to logic “0” and stabilize SAOUT at logic “1”. The two aforementioned sensing topologies, the bitline voltage is required to be lower than a specific value to achieve the target sensing yield. The required bitline voltage level is determined by the minimum voltage difference requirement between the SA’s input nodes. We defined the required minimum voltage difference

3.2 CADENCE TOOL

Cadence is one the most popular electronic design automation (EDA) tool used in this design, verification and implementation of integrated circuits. Cadence EDA tools enable IC designers to design, simulate, synthesize, layout, along with DRC (design rule check) verification, LVS (layout versus schematic) verification, and parasitic capacitance verification, including community support and libraries.

Integrated circuit (IC) design, the creation of a sense amplifier for SRAM cells necessitates a suite of specialized tools, and among them, Cadence Virtuoso stands out as a cornerstone for design and implementation. Cadence Virtuoso offers a comprehensive platform equipped with an array of features tailored to the demands of modern semiconductor design.

Within the Virtuoso environment, designers have access to a rich set of schematic capture tools that facilitate the creation of intricate circuit topologies. These tools enable the integration of PMOS and NMOS transistors, as well as passive components like resistors and capacitors, crucial for the construction of the sense amplifier circuit.

Furthermore, Virtuoso's simulation capabilities, powered by tools such as Spectre, empower designers to thoroughly evaluate the performance of their designs under various operating conditions. Through transient, DC, AC, and noise simulations, engineers can analyze crucial metrics like speed, power consumption, noise immunity, and signal integrity, ensuring that the sense amplifier meets stringent design requirements.

Moreover, Virtuoso's layout design features, integrated within the Virtuoso Layout Editor, facilitate the creation of layout designs that adhere to manufacturing constraints and optimize for area and performance. Designers can meticulously craft layouts, considering factors such as matching, routing, and parasitic extraction, to ensure layout robustness and manufacturability. Post-layout simulation tools within Virtuoso allow for validation of the design against parasitic effects, ensuring that the sense amplifier operates reliably in real-world conditions.

CHAPTER 4

RESULTS & DISCUSSION

The 6T SRAM cell write/read operation simulation waveform as shown in the below fig 4.1. When the bit line is enabled the data from/to the cell is accessed for read/write operation through the bit lines. In a read cycle, the data of a memory cell appear as a small difference on the data lines (SD and NSD). The gates of two NMOSFET's (NM0 and NM1) are connected to SD and NSD. The current flow of NM0 and NM1 controls the serially connected circuit. A small difference between the current through NM0 and NM1 converts to a large output voltage. Sense enable EN starts the sense operation by turning on NM2. After EN is activated, the operation current flows during the transition of output nodes. The current flows only during switching of inverters that compose the latch sense amplifier.




Fig 4.1: Waveform of Sense Amplifier for SRAM CELL

CHAPTER 5

APPLICATIONS AND ADVANTAGES

5.1 APPLICATIONS

1. **Smartphones and Tablets:** Sense amplifiers enable fast access to data in the embedded SRAM used for caching and buffering in mobile devices. This enhances the responsiveness and overall user experience.
2. **Digital Cameras:** SRAM cells with sense amplifiers facilitate rapid storage and retrieval of image data, supporting high-resolution photography and video recording capabilities.
3. **Gaming Consoles:** In gaming consoles, sense amplifiers contribute to fast data access in memory-intensive applications, enabling seamless gameplay and immersive graphics.
4. **Routers and Switches:** SRAM-based caches with efficient sense amplifiers improve the throughput and latency performance of networking equipment, enhancing data packet processing and routing.
5. **Wireless Devices:** Sense amplifiers in SRAM cells are crucial for storing and accessing configuration data, firmware updates, and network settings in wireless devices such as routers, modems, and access points.
6. **Infotainment Systems:** Sense amplifiers facilitate rapid access to multimedia data stored in SRAM, supporting features like navigation, audio/video playback, and connectivity services in modern automotive infotainment systems.
7. **Advanced Driver Assistance Systems (ADAS):** SRAM cells with high-performance sense amplifiers are used in ADAS applications for real-time processing of sensor data, enabling features such as collision avoidance, adaptive cruise control, and lane departure warning.
8. **Programmable Logic Controllers (PLCs):** Sense amplifiers in SRAM cells are utilized for storing program instructions and critical data in PLCs, ensuring reliable operation of industrial automation systems in manufacturing plants and process industries.
9. **Robotics:** SRAM-based memory with fast sense amplifiers enables rapid access to control algorithms and sensor data in robotic systems, enhancing precision and responsiveness in manufacturing, logistics, and healthcare applications.

10. Supercomputers and Data Centers: Sense amplifiers play a crucial role in the cache hierarchy of high-performance computing systems, supporting fast data access and manipulation in scientific simulations, big data analytics, and artificial intelligence workloads.
11. Server Farms: SRAM cells with efficient sense amplifiers are used in server farms for caching frequently accessed data, accelerating web hosting, cloud computing, and content delivery services
12. Embedded Controllers: Sense amplifiers in SRAM cells enable fast execution of firmware and real-time processing of sensor data in embedded systems used in IoT devices, home automation, industrial monitoring, and wearable electronics.
13. Smart Sensors: SRAM-based memory with low-power sense amplifiers is employed in smart sensors for data logging, event buffering, and energy-efficient operation in battery-powered IoT devices

5.2 ADVANTAGE

1. **Improved Read Stability:** Sense amplifiers can enhance the readability of SRAM cells by amplifying the small voltage differentials that represent stored data. This helps in reliable and accurate data retrieval.
2. **Faster Read Times:** Sense amplifiers can boost the speed of reading data from SRAM cells by quickly amplifying and detecting the stored data signals, leading to faster access times in memory operations.
3. **Reduced Power Consumption:** Properly designed sense amplifiers can reduce power consumption by minimizing the energy required for reading operations. This is crucial for energy-efficient designs, especially in battery-powered devices like mobile phones and IoT devices.
4. **Enhanced Noise Immunity:** Sense amplifiers can provide better noise immunity by amplifying the signal above the noise floor, thereby improving the reliability of data retrieval, particularly in noisy environments or high-speed data transmission scenarios.
5. **Compatibility with Low Voltage Operation:** Modern SRAM designs often operate at low voltages to save power and reduce heat dissipation. Sense amplifiers can be designed to operate efficiently at these low voltage levels, ensuring compatibility with the overall low-power design goals.
6. **Customization and Optimization:** Virtuoso enables designers to customize and optimize sense amplifier designs according to specific application requirements, such as speed, power, area, and reliability, resulting in tailored solutions for diverse use cases.
7. **Simulation and Verification:** Virtuoso offers comprehensive simulation and verification capabilities, allowing designers to thoroughly validate sense amplifier designs under various operating conditions and corner cases, ensuring robustness and reliability.
8. **Faster Read Speeds:** The small voltage difference between the bit lines representing a 0 and a 1 in an SRAM cell needs amplification for reliable detection. A sense amplifier boosts this weak signal significantly, allowing for quicker read operations compared to directly reading the cell's output.
9. **Smaller Cell Size:** SRAM cells can be designed smaller because the sense amplifier handles the signal amplification. This translates to denser memory chips that can store more data in a given area.

10. **Reduced Bit Line Swing:** The sense amplifier allows for a smaller voltage swing on the bit lines themselves. This lowers power consumption and reduces crosstalk between bit lines, which can cause errors.
11. **Improved Noise Immunity:** Amplifying the signal makes it less susceptible to noise on the bit lines, leading to more reliable data reads.
12. **Voltage-based SRAM cells**, by themselves, suffer from a major drawback: the small voltage difference between the stored data (0 or 1) on the bitlines. This weak signal makes it difficult to read the data reliably.
13. **Signal Amplification:** The sense amplifier takes that small voltage difference on the bitlines and boosts it to a full logic swing level. This strong signal is much easier for subsequent circuitry to interpret accurately
14. **Improved Read Speed:** By eliminating the need for extra amplification stages, the sense amplifier allows for faster data read operations from the SRAM cell.

CHAPTER 6

CONCLUSION AND FUTURE WORK

The design and implementation of the sense amplifier for SRAM cells presented in this study have demonstrated promising performance characteristics. Through careful consideration of design parameters and leveraging the capabilities of Cadence Virtuoso, we have developed a sense amplifier that effectively amplifies small voltage differentials during the read operation, enhancing the reliability and stability of data retrieval from SRAM cells. The simulation results have shown that the sense amplifier achieves low propagation delay, high noise immunity, and efficient power consumption, meeting the specified design objectives. This indicates its potential suitability for integration into high-performance memory systems, where fast and reliable data access is essential.

Future work could investigate the impact of process variations on the performance and reliability of the sense amplifier. Robust design methodologies and techniques for mitigating the effects of process variations could be explored to enhance yield and manufacturability. The sense amplifier design could be integrated into larger-scale memory architectures, such as cache memories or embedded memory arrays. Future research could focus on optimizing the sense amplifier for specific applications and exploring its performance in complex memory hierarchies. As semiconductor memory technologies continue to evolve, future work could explore the adaptation of the sense amplifier design to emerging memory technologies such as resistive RAM (RRAM), magnetic RAM (MRAM), or phase-change memory (PCM). Understanding the unique requirements and challenges of these technologies could lead to novel sense amplifier designs optimized for next-generation memory systems.

REFERENCES

- 1) Design of High Speed Sense Amplifier for SRAM (2018) Rakesh Oayaramji Chandankhede1, Oebiprasad Priyabrata Acharya
- 2) K. Zhang, K. Hose, V. De, and B. Senyk, "The scaling of data sensing schemes for high speed cache design in sub-0.18 μm technologies," in *VLSI Symp. Tech. Dig.*,
- 3) T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current controlled latch sense amplifier and a static power saving input buffer for low-power architecture," *IEEE J Solid State Circuits*.
- 4) Taehui Na, S. Woo, J. Kim, H. Jeong, and S. Jung, "Comparative Study of Various Latch-Type Sense Amplifiers," *IEEE Trans. On VLSI Systems*,
- 5) T. Kobayashi, K. Nogami, T. Shirotori, and Y. Fujimoto, "A current controlled latch sense amplifier and a static power saving input buffer for low-power architecture," *IEEE J Solid State Circuits*, vol. 28.
- 6) T. Seki, E. Itoh, C. Furukawa, I. Maeno, T. Ozawa, and H. Sano, "A 6-ns 1-Mb CMOS SRAM with latched sense amplifier," *IEEE J Solid-State Circuits*, vol. 28.
- 7) Ya-Chun Lai and Shi-Yu Huang, "A Resilient and Power Efficient Automatic Power down Sense Amplifier for SRAM Design," *IEEE Trans. On Circuits & Systems*, vol. 55, no. 10.
- 8) Taehui Na, S. Woo, J. Kim, H. Jeong, and S. Jung, "Comparative Study of Various Latch-Type Sense Amplifiers," *IEEE Trans. On VLSI Systems*, vol. 22,
- 9) B. Wicht, T. Nirschl, and D. Schmitt-Landsiedel, "Yield and speed optimization of a latch-type voltage sense amplifier," *IEEE J Solid-State Circuits*,
- 10) Y.K. Seng and S.S. Rofail, "1.5V high speed low power CMOS current sense amplifier," *ELECTRONICS LETTERS*, vol. 31,
- 11) Q. Dong et al., "A4+ 2T SRAM for searching and in-memory computing With 0.3-V V_{DDmin} ," *IEEE J. Solid-State Circuits*, vol. 53, no. 4, pp. 1006–1015, Apr. 2018.
- 12) B. S. Reniwal, P. Bhatia, and S. K. Vishvakarma, "Design and investigation of variability aware sense amplifier for low power, high speed SRAM," *Microelectron. J.*, vol. 59, pp. 22–32, Jan. 2017.
- 13) J. P. Kulkarni et al., "5.6 Mb/mm² 1R1W 8T SRAM arrays operating down to 560 mV utilizing small-signal sensing with charge shared bitline and asymmetric sense amplifier in 14 nm FinFET CMOS technology," *IEEE J. Solid-State Circuits*, vol. 52, no. 1, pp. 229–239, Jan. 2017.

- 14) J. Wang et al., "A 28-nm compute SRAM With bit-serial logic/arithmetic operations for programmable in-Memory vector computing," *IEEE J. Solid-State Circuits*, vol. 55, no. 1, pp. 76–86, Jan. 2020.
- 15) N. Verma et al., "In-memory computing: Advances and prospects," *IEEE Solid-State Circuits Mag.*, vol. 11, no. 3, pp. 43–55, Aug. 2019.
- 16) S. Jeloka, N. B. Akesh, D. Sylvester, and D. Blaauw, "A 28 nm configurable memory (tcam/bcam/sram) using push-rule 6t bit cell enabling logic-in-memory," *IEEE J. Solid-State Circuits*, vol. 51, no. 4, pp. 1009–1021, Apr. 2016.
- 17) Z. Lin et al., "Two-direction in-memory computing based on 10T SRAM with horizontal and vertical decoupled read ports," *IEEE J. Solid-State Circuits*, vol. 56, no. 9, pp. 2832–2844, Sep. 2021.
- 18) A. Jaiswal, A. Agrawal, M. F. Ali, S. Sharmin, and K. Roy, "i-SRAM: Interleaved wordlines for vector boolean operations using SRAMs," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 67, no. 12, pp. 4651–4659, Dec. 2020.
- 19) K. Lee, J. Jeong, S. Cheon, W. Choi, and J. Park, "Bit parallel 6T SRAM in-memory computing with reconfigurable bit-precision," in *Proc. 57th ACM/IEEE Annu. Design Autom. Conf. (DAC)*, 2020, pp. 1–6.
- 20) H. Jeong, T. Kim, T. Song, G. Kim, and S.-O. Jung, "Trip-point bit line precharge sensing scheme for single-ended SRAM," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 23, no. 7, pp. 1370–1374, Jul. 2015