Design, implementation and synthesis of BCD 7 Segment display

BCD 7 Segment display

Verilog code


```
bcdseg7.v
                                                       Open -
                                                                 Ð
  Open ▼
          Ð
                                                                                                 ~/harsha/s
                                    ~/harsha/synth
                                                    module bs 7 tb;
module bs_7 (input[3:0]bn,input en, output [6:0]seg);
                                                    reg [3:0] bn; reg en;
 reg [6:0] seg;
                                                    wire [6:0]seg;
 always @(*)
                                                    bs_7 a1(bn,en,seg);
begin
                                                    initial
 if(~en)
                                                    begin
 seg=1'bx;
                                                    en=0; #10;
else
                                                    en=1; #10;
   begin
                                                    bn[0]=0;bn[1]=0;bn[2]=0;bn[3]=0; #10;
     case (bn)
                                                    bn[0]=1;bn[1]=0;bn[2]=0;bn[3]=0; #10;
     4'b0000: seg = 7'b1111110;
                                                    bn[0]=0;bn[1]=1;bn[2]=0;bn[3]=0; #10;
     4'b0001: seg = 7'b0110000;
     4'b0010: seg = 7'b1101101;
                                                    bn[0]=1;bn[1]=1;bn[2]=0;bn[3]=0; #10;
     4'b0011: seg = 7'b1111001;
                                                    bn[0]=0;bn[1]=0;bn[2]=1;bn[3]=0; #10;
     4'b0100: seg = 7'b0110011;
                                                    bn[0]=1;bn[1]=0;bn[2]=1;bn[3]=0; #10;
     4'b0101: seg = 7'b1011011;
                                                    bn[0]=0;bn[1]=1;bn[2]=1;bn[3]=0; #10;
     4'b0110: seg = 7'b1011111;
                                                    bn[0]=1;bn[1]=1;bn[2]=1;bn[3]=0; #10;
     4'b0111: seg = 7'b1110000;
                                                    bn[0]=0;bn[1]=0;bn[2]=0;bn[3]=1; #10;
     4'b1000: seg = 7'b1111111;
                                                    end
     4'b1001: seg =7'b1111011;
                                                    endmodule
     default:seg = 7'b000000;
     endcase
   end
end
endmodule
```

Constraint


Optimized Constraint

```
set_input_delay -r • read_lib homehar: • Untitled
                                                                    • | ========
    constraints_flie
File
     Edit View
# Created by Genus(TM) Synthesis Solution 21.17-s066_1 on Sat Aug 03 17:21:41 UTC 2024
set sdc version 2.0
set units -capacitance 1000fF
set units -time 1000ps
# Set the current design
current_design bs_7
set_load -pin_load 0.1 [get_ports {seg[6]}]
set load -pin load 0.1 [get ports {seg[5]}]
set load -pin load 0.1 [get ports {seg[4]}]
set load -pin load 0.1 [get ports {seg[3]}]
set load -pin load 0.1 [get ports {seg[2]}]
set load -pin load 0.1 [get ports {seg[1]}]
set load -pin load 0.1 [get ports {seg[0]}]
set clock gating check -setup 0.0
set max fanout 20.000 [current_design]
set max capacitance 20.0 [get ports {seg[6]}]
set max capacitance 20.0 [get ports {seg[5]}]
set max capacitance 20.0 [get_ports {seg[4]}]
set max capacitance 20.0 [get ports {seg[3]}]
set max capacitance 20.0 [get ports {seg[2]}]
set max capacitance 20.0 [get ports {seg[1]}]
set max capacitance 20.0 [get ports {seg[0]}]
set input transition 0.3 [get ports {bn[3]}]
set input transition 0.3 [get ports {bn[2]}]
set input transition 0.3 [get ports {bn[1]}]
set_input_transition 0.3 [get_ports {bn[0]}]
set input transition 0.2 [get ports en]
set wire load mode "enclosed"
Ln 36, Col 30 1,307 characters
                                                     Q Search
    Partly sunny
```

Report on area



Report on power



Report on timing




Report on QoR

```
Module:
                                           bs_7
slow (balanced_tree)
   Operating conditions:
Wireload mode:
Area mode:
                                           enclosed
timing library
           Critical Violating
Path Slack TNS Paths
   Cost
 Group
default No paths 0.0
Total
                                    0.0
Instance Count
Leaf Instance Count
Physical Instance count
Sequential Instance Count
Combinational Instance Count
Hierarchical Instance Count
Cell Area
Physical Cell Area
Total Cell Area (<u>Cell+Physical</u>)
Net Area
                                                          0.000
                                                          35.568
                                                          0.000
35.568
Total Area (<u>Cell+Physical+Net</u>)
Max Fanout
Min Fanout
                                                          1 (n_2)
2.3
Average Fanout
Terms to net ratio
Terms to instance ratio
                                                          2.8519
3.5000
                                                          20.959726
527 second
Runtime
                                                                          seconds
                                                          527 seconds
1452.18
Elapsed Runtime
Genus peak memory usage
Innovus peak memory usage
Hostname
                                                          no value
ip-10-0-6-35.ap-south-1.compute.internal
```

Updated Netlist

```
// Generated by Cadence Genus(TM) Synthesis Solution 21.17-s066 1
// Generated on: Aug 3 2024 17:21:23 UTC (Aug 3 2024 17:21:23 UTC)
// Verification Directory fy/bs 7
module bs 7(bn, en, seg);
  input [3:0] bn;
  input en;
  output [6:0] seg;
 wire [3:0] bn;
 wire en;
 wire [6:0] seg;
 wire n_1, n_2, n_3, n_4, n_5, n_7, n_8, n_9;
 wire n_10, n_11, n_12, n_14, n_15, n_18, n_28;
  AND3X1 g524__2398(.A (n_15), .B (n_14), .C (n_18), .Y (seg[3]));
  AND2X1 g522__5107(.A (en), .B (n_12), .Y (seg[2]));
 AND3X1 g523__6260(.A (n_10), .B (seg[4]), .C (n_18), .Y (seg[1]));
  AND3X1 g527_4319(.A (n_3), .B (n_4), .C (n_18), .Y (seg[0]));
  AND3X1 g526__8428(.A (n_15), .B (n_14), .C (n_9), .Y (seg[6]));
  AND2X1 g529 5526(.A (n 15), .B (n 8), .Y (seg[5]));
 OAI211X1 g525_6783(.A0 (bn[2]), .A1 (n_28), .B0 (n_2), .C0 (n_11),
       .Y (n 12));
  AND2X1 g528_3680(.A (n_15), .B (n_11), .Y (seg[4]));
  OA21X1 g530 1617(.A0 (n 10), .A1 (n 7), .B0 (n 9), .Y (n 18));
 NAND3BXL g531_2802(.AN (n_7), .B (n_10), .C (n_28), .Y (n_8));
 NAND3BXL g535 1705(.AN (bn[0]), .B (bn[1]), .C (n 5), .Y (n 11));
 NAND3BXL g534_5122(.AN (bn[1]), .B (bn[0]), .C (n_5), .Y (n_9));
 NAND2BXL g537_8246(.AN (n_28), .B (n_5), .Y (n_4));
 OR2X1 g536__7098(.A (n_28), .B (n_7), .Y (n_14));
  AND2X1 g532__6131(.A (en), .B (n_3), .Y (n_15));
 NAND3BXL g533 1881(.AN (n 7), .B (bn[1]), .C (n 1), .Y (n 2));
 OAI21XL g538_7482(.A0 (bn[2]), .A1 (bn[1]), .B0 (bn[3]), .Y (n_3));
 NOR2XL g542 4733(.A (bn[2]), .B (bn[3]), .Y (n_5));
 NAND2XL g541__6161(.A (bn[0]), .B (bn[1]), .Y (n_10));
 NAND2BXL g540 9315(.AN (bn[3]), .B (bn[2]), .Y (n 7));
  INVXL g543(.A (bn[0]), .Y (n 1));
 NAND2BX1 g2(.AN (bn[1]), .B (n_1), .Y (n_28));
endmodule
```

Schematic



Waveform

