## LPCOpen Platform for LPC5411X microcontrollers 5411x

Generated by Doxygen 1.8.10

Fri Mar 4 2016 18:34:19

## **Contents**

1	LPCOpen Platform for the NXP LPC5411X family of Microcontrollers								
2	MIS	RA-C:20	004 Compl	liance Exceptions	3				
3	Mod	Module Index							
	3.1	Module	es		5				
4	Data	a Struct	ure Index		9				
	4.1	Data S	Structures		9				
5	File	Index			13				
	5.1	File Lis	st		13				
6	Mod	lule Doc	cumentatio	on	15				
	6.1	BOAR	D: Commo	n board components used with board drivers	15				
	6.2	BOAR	D: LPC541	1X boards	16				
		6.2.1	Detailed	Description	16				
	6.3	Board	specific dri	ivers and support functions	17				
		6.3.1	Detailed	Description	17				
	6.4	CHIP:	LPC5411X	( A/D conversion driver	18				
		6.4.1	Detailed	Description	18				
		6.4.2	Macro De	efinition Documentation	21				
			6.4.2.1	ADC_CALIB	21				
			6.4.2.2	ADC_CALREQD	21				
			6.4.2.3	ADC_CR_ASYNC_MODE	21				
			6.4.2.4	ADC_CR_BITACC	21				
			6.4.2.5	ADC_CR_BYPASS	21				
			6.4.2.6	ADC_CR_CALMODEBIT	21				
			6.4.2.7	ADC_CR_CLKDIV	22				
			6.4.2.8	ADC_CR_CLKDIV_BITPOS	22				
			6.4.2.9	ADC_CR_CLKDIV_MASK	22				
			6.4.2.10	ADC_CR_LPWRMODEBIT	22				
			6.4.2.11	ADC_CR_RESOL	22				

iv CONTENTS

6.4.2.12	ADC_CR_TSAMP	22
6.4.2.13	ADC_DR_CHAN_BITPOS	22
6.4.2.14	ADC_DR_CHAN_MASK	22
6.4.2.15	ADC_DR_CHANNEL	22
6.4.2.16	ADC_DR_DATAVALID	23
6.4.2.17	ADC_DR_DONE	23
6.4.2.18	ADC_DR_OVERRUN	23
6.4.2.19	ADC_DR_RESULT	23
6.4.2.20	ADC_DR_RESULT_BITPOS	23
6.4.2.21	ADC_DR_THCMPCROSS	23
6.4.2.22	ADC_DR_THCMPCROSS_BITPOS	23
6.4.2.23	ADC_DR_THCMPCROSS_MASK	23
6.4.2.24	ADC_DR_THCMPRANGE	23
6.4.2.25	ADC_DR_THCMPRANGE_BITPOS	23
6.4.2.26	ADC_DR_THCMPRANGE_MASK	24
6.4.2.27	ADC_FLAGS_OVRRUN_INT_MASK	24
6.4.2.28	ADC_FLAGS_OVRRUN_MASK	24
6.4.2.29	ADC_FLAGS_SEQA_INT_MASK	24
6.4.2.30	ADC_FLAGS_SEQA_OVRRUN_MASK	24
6.4.2.31	ADC_FLAGS_SEQB_INT_MASK	24
6.4.2.32	ADC_FLAGS_SEQB_OVRRUN_MASK	24
6.4.2.33	ADC_FLAGS_SEQN_INT_MASK	24
6.4.2.34	ADC_FLAGS_SEQN_OVRRUN_MASK	24
6.4.2.35	ADC_FLAGS_THCMP_INT_MASK	25
6.4.2.36	ADC_FLAGS_THCMP_MASK	25
6.4.2.37	ADC_INTEN_CMP_CROSSTH	25
6.4.2.38	ADC_INTEN_CMP_DISBALE	25
6.4.2.39	ADC_INTEN_CMP_ENABLE	25
6.4.2.40	ADC_INTEN_CMP_MASK	25
6.4.2.41	ADC_INTEN_CMP_OUTSIDETH	25
6.4.2.42	ADC_INTEN_OVRRUN_ENABLE	25
6.4.2.43	ADC_INTEN_SEQA_ENABLE	25
6.4.2.44	ADC_INTEN_SEQB_ENABLE	26
6.4.2.45	ADC_INTEN_SEQN_ENABLE	26
6.4.2.46	ADC_MAX_CHANNEL_NUM	26
6.4.2.47	ADC_MAX_SAMPLE_RATE	26
6.4.2.48	ADC_SAMPLE_RATE_CONFIG_MASK	26
6.4.2.49	ADC_SEQ_CTRL_BURST	26
6.4.2.50	ADC_SEQ_CTRL_CHANNEL_EN	26
6.4.2.51	ADC_SEQ_CTRL_HWTRIG_POLPOS	26

CONTENTS

	6.4.2.52	ADC_SEQ_CTRL_HWTRIG_SYNCBYPASS	26
	6.4.2.53	ADC_SEQ_CTRL_LOWPRIO	26
	6.4.2.54	ADC_SEQ_CTRL_MODE_EOS	27
	6.4.2.55	ADC_SEQ_CTRL_SEQ_ENA	27
	6.4.2.56	ADC_SEQ_CTRL_SINGLESTEP	27
	6.4.2.57	ADC_SEQ_CTRL_START	27
	6.4.2.58	ADC_SEQ_CTRL_TRIGGER	27
	6.4.2.59	ADC_SEQ_GDAT_CHAN_BITPOS	27
	6.4.2.60	ADC_SEQ_GDAT_CHAN_MASK	27
	6.4.2.61	ADC_SEQ_GDAT_DATAVALID	27
	6.4.2.62	ADC_SEQ_GDAT_OVERRUN	27
	6.4.2.63	ADC_SEQ_GDAT_RESULT_BITPOS	28
	6.4.2.64	ADC_SEQ_GDAT_RESULT_MASK	28
	6.4.2.65	ADC_SEQ_GDAT_THCMPCROSS_BITPOS	28
	6.4.2.66	ADC_SEQ_GDAT_THCMPCROSS_MASK	28
	6.4.2.67	ADC_SEQ_GDAT_THCMPRANGE_BITPOS	28
	6.4.2.68	ADC_SEQ_GDAT_THCMPRANGE_MASK	28
	6.4.2.69	ADC_STARTUP_ENABLE	28
	6.4.2.70	ADC_STARTUP_INIT	28
	6.4.2.71	ADC_THR_VAL_MASK	28
	6.4.2.72	ADC_THR_VAL_POS	29
	6.4.2.73	ADC_THRSEL_CHAN_SEL_THR1	29
6.4.3	Enumera	tion Type Documentation	29
	6.4.3.1	ADC_DR_THCMPCROSS_T	29
	6.4.3.2	ADC_DR_THCMPRANGE_T	29
	6.4.3.3	ADC_INTEN_THCMP_T	29
	6.4.3.4	ADC_SEQ_IDX_T	30
	6.4.3.5	ADC_TSAMP_T	30
6.4.4	Function	Documentation	30
	6.4.4.1	Chip_ADC_Calibration(LPC_ADC_T *pADC)	30
	6.4.4.2	Chip_ADC_ClearFlags(LPC_ADC_T *pADC, uint32_t flags)	30
	6.4.4.3	Chip_ADC_ClearSequencerBits(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seq← Index, uint32_t bits)	31
	6.4.4.4	Chip_ADC_ClearTHRSELBits(LPC_ADC_T *pADC, uint32_t mask)	31
	6.4.4.5	Chip_ADC_DeInit(LPC_ADC_T *pADC)	31
	6.4.4.6	Chip_ADC_DisableInt(LPC_ADC_T *pADC, uint32_t intMask)	32
	6.4.4.7	Chip_ADC_DisableSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seqIndex)	32
	6.4.4.8	Chip_ADC_EnableInt(LPC_ADC_T *pADC, uint32_t intMask)	32
	6.4.4.9	Chip_ADC_EnableSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seqIndex)	33
	6.4.4.10	Chip_ADC_GetDataReg(LPC_ADC_T *pADC, uint8_t index)	33

<u>vi</u> CONTENTS

		6.4.4.11	Chip_ADC_GetDivider(LPC_ADC_T *pADC)	34
		6.4.4.12	Chip_ADC_GetFlags(LPC_ADC_T *pADC)	35
		6.4.4.13	$Chip\_ADC\_GetGlobalDataReg(LPC\_ADC\_T *pADC, ADC\_SEQ\_IDX\_T seqIndex)$	35
		6.4.4.14	Chip_ADC_GetSequencerCtrl(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seqIndex)	36
		6.4.4.15	Chip_ADC_Init(LPC_ADC_T *pADC, uint32_t flags)	36
		6.4.4.16	Chip_ADC_SelectTempSensorInput(LPC_ADC_T *pADC)	36
		6.4.4.17	Chip_ADC_SelectTH0Channels(LPC_ADC_T *pADC, uint32_t channels)	37
		6.4.4.18	Chip_ADC_SelectTH1Channels(LPC_ADC_T *pADC, uint32_t channels)	37
		6.4.4.19	Chip_ADC_SetClockRate(LPC_ADC_T *pADC, uint32_t rate)	37
		6.4.4.20	Chip_ADC_SetDivider(LPC_ADC_T *pADC, uint8_t div)	38
		6.4.4.21	Chip_ADC_SetSequencerBits(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seq ← Index, uint32_t bits)	38
		6.4.4.22	Chip_ADC_SetThresholdInt(LPC_ADC_T *pADC, uint8_t ch, ADC_INTEN_T↔ HCMP_T thInt)	39
		6.4.4.23	Chip_ADC_SetThrHighValue(LPC_ADC_T *pADC, uint8_t thrnum, uint16_t value)	40
		6.4.4.24	Chip_ADC_SetThrLowValue(LPC_ADC_T *pADC, uint8_t thrnum, uint16_t value)	40
		6.4.4.25	Chip_ADC_SetTHRSELBits(LPC_ADC_T *pADC, uint32_t mask)	40
		6.4.4.26	Chip_ADC_SetupSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seqIndex, uint32_t options)	41
		6.4.4.27	Chip_ADC_StartBurstSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seq↔ Index)	42
		6.4.4.28	Chip_ADC_StartSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seqIndex)	42
		6.4.4.29	Chip_ADC_StopBurstSequencer(LPC_ADC_T *pADC, ADC_SEQ_IDX_T seq↔ Index)	43
6.5	CHIP:	CHIP_LPC	C5411X family IRQ vector names and mapped NVIC IRQ numbers	44
6.6	CHIP:	Common C	Chip ISP/IAP commands and return codes	46
	6.6.1	Detailed I	Description	46
	6.6.2	Macro De	efinition Documentation	47
		6.6.2.1	IAP_ADDR_ERROR	47
		6.6.2.2	IAP_ADDR_NOT_MAPPED	47
		6.6.2.3	IAP_BLANK_CHECK_SECTOR_CMD	47
		6.6.2.4	IAP_BUSY	47
		6.6.2.5	IAP_CMD_LOCKED	47
		6.6.2.6	IAP_CMD_SUCCESS	47
		6.6.2.7	IAP_COMPARE_CMD	47
		6.6.2.8	IAP_COMPARE_ERROR	48
		6.6.2.9	IAP_COUNT_ERROR	48
		6.6.2.10	IAP_CRP_ENABLED	48
		6.6.2.11	IAP_DST_ADDR_ERROR	48
		6.6.2.12	IAP_DST_ADDR_NOT_MAPPED	48
		6.6.2.13	IAP_EEPROM_READ	48

CONTENTS vii

		6.6.2.14	IAP_EEPROM_WRITE	48
		6.6.2.15	IAP_ERASE_PAGE_CMD	48
		6.6.2.16	IAP_ERSSECTOR_CMD	48
		6.6.2.17	IAP_INVALID_BAUD_RATE	49
		6.6.2.18	IAP_INVALID_CODE	49
		6.6.2.19	IAP_INVALID_COMMAND	49
		6.6.2.20	IAP_INVALID_SECTOR	49
		6.6.2.21	IAP_INVALID_STOP_BIT	49
		6.6.2.22	IAP_PARAM_ERROR	49
		6.6.2.23	IAP_PREWRRITE_CMD	49
		6.6.2.24	IAP_READ_BOOT_CODE_CMD	49
		6.6.2.25	IAP_READ_UID_CMD	49
		6.6.2.26	IAP_REINVOKE_ISP_CMD	50
		6.6.2.27	IAP_REPID_CMD	50
		6.6.2.28	IAP_SECTOR_NOT_BLANK	50
		6.6.2.29	IAP_SECTOR_NOT_PREPARED	50
		6.6.2.30	IAP_SRC_ADDR_ERROR	50
		6.6.2.31	IAP_SRC_ADDR_NOT_MAPPED	50
		6.6.2.32	IAP_WRISECTOR_CMD	50
	6.6.3	Typedef E	Documentation	50
		6.6.3.1	IAP_ENTRY_T	50
	6.6.4	Function	Documentation	50
		6.6.4.1	Chip_IAP_BlankCheckSector(uint32_t strSector, uint32_t endSector)	50
		6.6.4.2	Chip_IAP_Compare(uint32_t dstAdd, uint32_t srcAdd, uint32_t bytescmp)	51
		6.6.4.3	$Chip\_IAP\_CopyRamToFlash(uint32\_t\ dstAdd,\ uint32\_t\ *srcAdd,\ uint32\_t\ byteswrt)$	51
		6.6.4.4	Chip_IAP_ErasePage(uint32_t strPage, uint32_t endPage)	51
		6.6.4.5	Chip_IAP_EraseSector(uint32_t strSector, uint32_t endSector)	52
		6.6.4.6	Chip_IAP_PreSectorForReadWrite(uint32_t strSector, uint32_t endSector)	52
		6.6.4.7	Chip_IAP_ReadBootCode(void)	53
		6.6.4.8	Chip_IAP_ReadPID(void)	53
		6.6.4.9	Chip_IAP_ReadUID(void)	53
		6.6.4.10	Chip_IAP_ReinvokeISP(void)	53
6.7	CHIP: I	FPU initiali	zation	54
	6.7.1	Detailed I	Description	54
	6.7.2	Function	Documentation	54
		6.7.2.1	fpulnit(void)	54
6.8	CHIP: I	_PC Comn	non Types	55
	6.8.1	Detailed I	Description	55
6.9	CHIP: I	_PC5410x	family CMSIS include files	56
6.10	CHIP: I	_PC5411X	32-bit Timer driver	57

viii CONTENTS

Detailed Description	57
Macro Definition Documentation	59
6.10.2.1 TIMER_CAP_FALLING	59
6.10.2.2 TIMER_CAP_INT	59
6.10.2.3 TIMER_CAP_RISING	59
6.10.2.4 TIMER_CCR_MASK	59
6.10.2.5 TIMER_CTCR_MASK	59
6.10.2.6 TIMER_CTRL_MASK	59
6.10.2.7 TIMER_EMR_MASK	59
6.10.2.8 TIMER_ENABLE	59
6.10.2.9 TIMER_INT_ON_CAP	59
6.10.2.10 TIMER_INT_ON_MATCH	60
6.10.2.11 TIMER_IR_CLR	60
6.10.2.12 TIMER_MATCH_INT	60
6.10.2.13 TIMER_MCR_MASK	60
6.10.2.14 TIMER_RESET	60
6.10.2.15 TIMER_RESET_ON_MATCH	60
6.10.2.16 TIMER_STOP_ON_MATCH	60
B Enumeration Type Documentation	60
6.10.3.1 TIMER_CAP_SRC_STATE_T	60
6.10.3.2 TIMER_PIN_MATCH_STATE_T	61
Function Documentation	61
6.10.4.1 Chip_TIMER_CaptureDisableInt(LPC_TIMER_T *pTMR, int8_t capnum)	61
6.10.4.2 Chip_TIMER_CaptureEnableInt(LPC_TIMER_T *pTMR, int8_t capnum)	61
6.10.4.3 Chip_TIMER_CaptureFallingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)	61
6.10.4.4 Chip_TIMER_CaptureFallingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)	62
6.10.4.5 Chip_TIMER_CapturePending(LPC_TIMER_T *pTMR, int8_t capnum)	62
6.10.4.6 Chip_TIMER_CaptureRisingEdgeDisable(LPC_TIMER_T *pTMR, int8_t capnum)	62
6.10.4.7 Chip_TIMER_CaptureRisingEdgeEnable(LPC_TIMER_T *pTMR, int8_t capnum)	63
6.10.4.8 Chip_TIMER_ClearCapture(LPC_TIMER_T *pTMR, int8_t capnum)	64
6.10.4.9 Chip_TIMER_ClearMatch(LPC_TIMER_T *pTMR, int8_t matchnum)	64
6.10.4.10 Chip_TIMER_DeInit(LPC_TIMER_T *pTMR)	64
6.10.4.11 Chip_TIMER_Disable(LPC_TIMER_T *pTMR)	65
6.10.4.12 Chip_TIMER_Enable(LPC_TIMER_T *pTMR)	65
6.10.4.13 Chip_TIMER_ExtMatchControlSet(LPC_TIMER_T *pTMR, int8_t initial_state, TIMER_PIN_MATCH_STATE_T matchState, int8_t matchnum)	65
6.10.4.14 Chip_TIMER_Init(LPC_TIMER_T *pTMR)	66
6.10.4.15 Chip_TIMER_MatchDisableInt(LPC_TIMER_T *pTMR, int8_t matchnum)	66
6.10.4.16 Chip_TIMER_MatchEnableInt(LPC_TIMER_T *pTMR, int8_t matchnum)	66
6.10.4.17 Chip_TIMER_MatchPending(LPC_TIMER_T *pTMR, int8_t matchnum)	67
2	Macro Definition Documentation

CONTENTS

		6.10.4.18	Chip_TIMER_PrescaleSet(LPC_TIMER_T *pTMR, uint32_t prescale)	67
		6.10.4.19	Chip_TIMER_ReadCapture(LPC_TIMER_T *pTMR, int8_t capnum)	67
		6.10.4.20	Chip_TIMER_ReadCount(LPC_TIMER_T *pTMR)	68
		6.10.4.21	Chip_TIMER_ReadPrescale(LPC_TIMER_T *pTMR)	68
		6.10.4.22	Chip_TIMER_Reset(LPC_TIMER_T *pTMR)	68
		6.10.4.23	Chip_TIMER_ResetOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum)	69
		6.10.4.24	Chip_TIMER_ResetOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum) .	69
		6.10.4.25	Chip_TIMER_SetMatch(LPC_TIMER_T *pTMR, int8_t matchnum, uint32_compt matchval)	69
		6.10.4.26	Chip_TIMER_StopOnMatchDisable(LPC_TIMER_T *pTMR, int8_t matchnum) .	70
		6.10.4.27	Chip_TIMER_StopOnMatchEnable(LPC_TIMER_T *pTMR, int8_t matchnum) .	71
		6.10.4.28	Chip_TIMER_TIMER_SetCountClockSrc(LPC_TIMER_T *pTMR, TIMER_CA P_SRC_STATE_T capSrc, int8_t capnum)	71
6.11	CHIP: I	_PC5411X	CPU multi-core support driver	72
	6.11.1	Detailed	Description	72
	6.11.2	Enumera	tion Type Documentation	72
		6.11.2.1	CORESELECT_T	72
	6.11.3	Function	Documentation	72
		6.11.3.1	Chip_CPU_CM0Boot(uint32_t *coentry, uint32_t *costackptr)	72
		6.11.3.2	Chip_CPU_CM4Boot(uint32_t *coentry, uint32_t *costackptr)	73
		6.11.3.3	Chip_CPU_IsM4Core(void)	73
		6.11.3.4	Chip_CPU_IsMasterCore(void)	73
		6.11.3.5	Chip_CPU_SelectMasterCore(CORESELECT_T master, CORESELECT_← T ownerPower)	73
6.12	CHIP: I	_PC5411X	Clock Driver	74
	6.12.1	Detailed	Description	74
	6.12.2	Macro De	efinition Documentation	77
		6.12.2.1	Chip_Clock_GetIntOscRate	77
		6.12.2.2	SYSCON_FRO12MHZ_FREQ	77
		6.12.2.3	SYSCON_FRO48MHZ_FREQ	77
		6.12.2.4	SYSCON_FRO96MHZ_FREQ	77
		6.12.2.5	SYSCON_RTC_FREQ	78
		6.12.2.6	SYSCON_WDTOSC_FREQ	78
	6.12.3	Enumera	tion Type Documentation	78
		6.12.3.1	CHIP_ASYNC_SYSCON_SRC_T	78
		6.12.3.2	CHIP_SYSCON_ADCCLKSELSRC_T	78
		6.12.3.3	CHIP_SYSCON_CLKOUTSRC_T	78
		6.12.3.4	CHIP_SYSCON_CLOCK_T	79
		6.12.3.5	CHIP_SYSCON_FLEXCOMMCLKSELSRC_T	80
		6.12.3.6	CHIP_SYSCON_FRGCLKSRC_T	80
		6.12.3.7	CHIP_SYSCON_MAIN_A_CLKSRC_T	80

CONTENTS

	6.12.3.8	CHIP_SYSCON_MAIN_B_CLKSRC_I	80
	6.12.3.9	CHIP_SYSCON_MAINCLKSRC_T	81
	6.12.3.10	CHIP_SYSCON_MCLKSRC_T	81
	6.12.3.11	CHIP_SYSCON_USBCLKSRC_T	81
	6.12.3.12	WDT_OSC_FREQ_T	81
6.12.4	Function I	Documentation	82
	6.12.4.1	Chip_Clock_DisablePeriphClock(CHIP_SYSCON_CLOCK_T clk)	82
	6.12.4.2	Chip_Clock_DisableRTCOsc(void)	82
	6.12.4.3	Chip_Clock_EnablePeriphClock(CHIP_SYSCON_CLOCK_T clk)	83
	6.12.4.4	Chip_Clock_EnableRTCOsc(void)	84
	6.12.4.5	Chip_Clock_GetADCClockDiv(void)	84
	6.12.4.6	Chip_Clock_GetADCClockRate(void)	84
	6.12.4.7	Chip_Clock_GetADCClockSource(void)	84
	6.12.4.8	Chip_Clock_GetAsyncSyscon_ClockRate(void)	85
	6.12.4.9	Chip_Clock_GetAsyncSysconClockSource(void)	85
	6.12.4.10	Chip_Clock_GetCLKOUTDiv(void)	85
	6.12.4.11	Chip_Clock_GetCLKOUTSource(void)	85
	6.12.4.12	Chip_Clock_GetExtClockInRate(void)	85
	6.12.4.13	Chip_Clock_GetFLEXCOMMClockRate(uint32_t id)	85
	6.12.4.14	Chip_Clock_GetFLEXCOMMClockSource(uint32_t idx)	86
	6.12.4.15	Chip_Clock_GetFRGClockRate(void)	86
	6.12.4.16	Chip_Clock_GetFRGClockSource(void)	86
	6.12.4.17	Chip_Clock_GetFRGInClockRate(void)	86
	6.12.4.18	Chip_Clock_GetFROHFRate(void)	87
	6.12.4.19	Chip_Clock_GetMain_A_ClockRate(void)	87
	6.12.4.20	Chip_Clock_GetMain_A_ClockSource(void)	87
	6.12.4.21	Chip_Clock_GetMain_B_ClockRate(void)	87
	6.12.4.22	Chip_Clock_GetMain_B_ClockSource(void)	87
	6.12.4.23	Chip_Clock_GetMainClockRate(void)	87
	6.12.4.24	Chip_Clock_GetMainClockSource(void)	88
	6.12.4.25	Chip_Clock_GetMCLKDir(void)	88
	6.12.4.26	Chip_Clock_GetMCLKDiv(void)	88
	6.12.4.27	Chip_Clock_GetMCLKSource(void)	88
	6.12.4.28	Chip_Clock_GetRTCOsc(void)	88
	6.12.4.29	Chip_Clock_GetRTCOscRate(void)	88
	6.12.4.30	Chip_Clock_GetSysClockDiv(void)	88
	6.12.4.31	Chip_Clock_GetSystemClockRate(void)	89
	6.12.4.32	Chip_Clock_GetSysTickClockDiv(void)	89
	6.12.4.33	Chip_Clock_GetSysTickClockRate(void)	89
	6.12.4.34	Chip_Clock_GetUSBClockDiv(void)	89

CONTENTS xi

·= · · · · ·	90
6.12.4.36 Chip_Clock_GetWDTOSCRate(void)	90
6.12.4.37 Chip_Clock_SetADCClockDiv(uint32_t div)	90
6.12.4.38 Chip_Clock_SetADCClockSource(CHIP_SYSCON_ADCCLKSELSRC_T src)	90
6.12.4.39 Chip_Clock_SetAsyncSysconClockSource(CHIP_ASYNC_SYSCON_SRC_T src)	90
6.12.4.40 Chip_Clock_SetCLKOUTSource(CHIP_SYSCON_CLKOUTSRC_T src, uint32← _t div)	91
6.12.4.41 Chip_Clock_SetFLEXCOMMClockSource(uint32_t idx, CHIP_SYSCON_FLEX↔ COMMCLKSELSRC_T src)	91
6.12.4.42 Chip_Clock_SetFRGClockRate(uint32_t rate)	91
6.12.4.43 Chip_Clock_SetFRGClockSource(CHIP_SYSCON_FRGCLKSRC_T src)	92
6.12.4.44 Chip_Clock_SetMain_A_ClockSource(CHIP_SYSCON_MAIN_A_CLKSRC_T src)	92
6.12.4.45 Chip_Clock_SetMain_B_ClockSource(CHIP_SYSCON_MAIN_B_CLKSRC_T src)	92
6.12.4.46 Chip_Clock_SetMainClockSource(CHIP_SYSCON_MAINCLKSRC_T src)	92
6.12.4.47 Chip_Clock_SetMCLKClockSource(CHIP_SYSCON_MCLKSRC_T src, uint32← t div)	93
6.12.4.48 Chip_Clock_SetMCLKDir(int dir)	93
	93
6.12.4.50 Chip_Clock_SetMCLKDirOutput(void)	93
6.12.4.51 Chip_Clock_SetSysClockDiv(uint32_t div)	94
6.12.4.52 Chip_Clock_SetSysTickClockDiv(uint32_t div)	95
6.12.4.53 Chip_Clock_SetUSBClockSource(CHIP_SYSCON_USBCLKSRC_T src, uint32←	
_t div)	95
6.12.4.54 Chip_Clock_SetWDTOSCRate(WDT_OSC_FREQ_T freq, uint32_t div)	95
6.13 CHIP: LPC5411X Cyclic Redundancy Check Engine driver	97
6.13.1 Detailed Description	97
6.13.2 Macro Definition Documentation	98
6.13.2.1 CRC_MODE_POLY_BITMASK	98
6.13.2.2 CRC_MODE_POLY_CCITT	98
6.13.2.3 CRC_MODE_POLY_CRC16	98
6.13.2.4 CRC_MODE_POLY_CRC32	98
6.13.2.5 CRC_MODE_SUM_BIT_RVS	98
6.13.2.6 CRC_MODE_SUM_BITMASK	98
6.13.2.7 CRC_MODE_SUM_CMPL	99
6.13.2.8 CRC_MODE_WRDATA_BIT_RVS	99
6.13.2.9 CRC_MODE_WRDATA_BITMASK	99
6.13.2.10 CRC_MODE_WRDATA_CMPL	99
6.13.2.11 CRC_SEED_CCITT	99
6.13.2.12 CRC_SEED_CRC16	99
6.13.2.13 CRC_SEED_CRC32	99
6.13.2.14 MODE_CFG_CCITT	99

xii CONTENTS

		6.13.2.15	MODE_CFG_CRC16	99
		6.13.2.16	MODE_CFG_CRC32	99
	6.13.3	Enumerat	tion Type Documentation	99
		6.13.3.1	CRC_POLY_T	99
	6.13.4	Function	Documentation	100
		6.13.4.1	$Chip\_CRC\_CRC16(LPC\_CRC\_T *pCRC, const uint16\_t *data, uint32\_t \ hwords)$	100
		6.13.4.2	Chip_CRC_CRC32(LPC_CRC_T *pCRC, const uint32_t *data, uint32_t words)	100
		6.13.4.3	$\label{lem:cross}  \mbox{Chip\_CRC\_CRC8(LPC\_CRC\_T *pCRC, const uint8\_t *data, uint32\_t bytes)}  .  .$	100
		6.13.4.4	Chip_CRC_Deinit(LPC_CRC_T *pCRC)	100
		6.13.4.5	Chip_CRC_GetMode(LPC_CRC_T *pCRC)	101
		6.13.4.6	Chip_CRC_GetSeed(LPC_CRC_T *pCRC)	101
		6.13.4.7	$Chip\_CRC\_Init(LPC\_CRC\_T *pCRC) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	101
		6.13.4.8	Chip_CRC_SetMode(LPC_CRC_T *pCRC, uint32_t mode)	101
		6.13.4.9	$\label{lem:cross}  \mbox{Chip\_CRC\_SetPoly(LPC\_CRC\_T *pCRC, CRC\_POLY\_T poly, uint32\_t flags)}  .$	102
		6.13.4.10	Chip_CRC_SetSeed(LPC_CRC_T *pCRC, uint32_t seed)	102
		6.13.4.11	Chip_CRC_Sum(LPC_CRC_T *pCRC)	102
		6.13.4.12	$\label{local_control_control} \mbox{Chip\_CRC\_UseCCITT}(\mbox{LPC\_CRC\_T} * \mbox{pCRC}) \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $	103
		6.13.4.13	Chip_CRC_UseCRC16(LPC_CRC_T *pCRC)	103
		6.13.4.14	Chip_CRC_UseCRC32(LPC_CRC_T *pCRC)	103
		6.13.4.15	$\label{lem:cross}  \mbox{Chip\_CRC\_UseDefaultConfig(LPC\_CRC\_T *pCRC, CRC\_POLY\_T poly)} \ . \ . \ . \ .$	103
		6.13.4.16	Chip_CRC_Write16(LPC_CRC_T *pCRC, uint16_t data)	104
		6.13.4.17	Chip_CRC_Write32(LPC_CRC_T *pCRC, uint32_t data)	104
		6.13.4.18	Chip_CRC_Write8(LPC_CRC_T *pCRC, uint8_t data)	104
6.14	CHIP: I	_PC5411X	DMA Controller driver channel specific functions (legacy)	105
	6.14.1	Detailed I	Description	105
	6.14.2	Function	Documentation	105
		6.14.2.1	Chip_DMA_ClearTranBits(LPC_DMA_T *pDMA, DMA_CHID_T ch, uint32_t mask	)105
		6.14.2.2	Chip_DMA_GetChannelStatus(LPC_DMA_T *pDMA, DMA_CHID_T ch)	106
		6.14.2.3	$\label{local_continuity} Chip\_DMA\_SetChannelInValid(LPC\_DMA\_T *pDMA, DMA\_CHID\_T ch)  .  .  .$	106
		6.14.2.4	$\label{local_continuity} Chip\_DMA\_SetChannelValid(LPC\_DMA\_T *pDMA, DMA\_CHID\_T ch)  .  .  .$	106
		6.14.2.5	Chip_DMA_SetTranBits(LPC_DMA_T *pDMA, DMA_CHID_T ch, uint32_t mask)	107
		6.14.2.6	$\label{local_control_config}                                    $	108
		6.14.2.7	Chip_DMA_SetupChannelTransfer(LPC_DMA_T *pDMA, DMA_CHID_T ch, uint32_t cfg)	108
		6.14.2.8	Chip_DMA_SetupChannelTransferSize(LPC_DMA_T *pDMA, DMA_CHID_T ch, uint32_t trans)	109
		6.14.2.9	Chip_DMA_SetupTranChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch, DMA↔ _CHDESC_T *desc)	109
		6.14.2.10	Chip_DMA_SWTriggerChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	110
	6.14.3	Variable [	Documentation	110

CONTENTS xiii

		6.14.3.1	Chip_DMA_Table	110
6.15	CHIP: I	_PC5411X	DMA Controller driver common channel functions (legacy)	111
	6.15.1	Detailed I	Description	111
	6.15.2	Function	Documentation	111
		6.15.2.1	$\label{local_continuity} Chip\_DMA\_AbortChannel(LPC\_DMA\_T *pDMA, DMA\_CHID\_T ch) \ . \ . \ . \ . \ .$	111
		6.15.2.2	$\label{lem:chip_DMA_ClearActiveIntAChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)}  .$	112
		6.15.2.3	$\label{lem:chip_DMA_ClearActiveIntBChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)}  .$	112
		6.15.2.4	$Chip\_DMA\_ClearErrorIntChannel(LPC\_DMA\_T*pDMA,DMA\_CHID\_Tch)~.~.$	112
		6.15.2.5	$\label{local_control_control} Chip\_DMA\_DisableChannel(LPC\_DMA\_T *pDMA, DMA\_CHID\_T ch) \ . \ . \ . \ . \ .$	113
		6.15.2.6	Chip_DMA_DisableIntChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	113
		6.15.2.7	Chip_DMA_EnableChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	113
		6.15.2.8	Chip_DMA_EnableIntChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	113
		6.15.2.9	Chip_DMA_GetActiveChannels(LPC_DMA_T *pDMA)	114
		6.15.2.10	Chip_DMA_GetActiveIntAChannels(LPC_DMA_T *pDMA)	114
		6.15.2.11	Chip_DMA_GetActiveIntBChannels(LPC_DMA_T *pDMA)	114
		6.15.2.12	Chip_DMA_GetBusyChannels(LPC_DMA_T *pDMA)	115
		6.15.2.13	Chip_DMA_GetEnabledChannels(LPC_DMA_T *pDMA)	115
		6.15.2.14	Chip_DMA_GetEnableIntChannels(LPC_DMA_T *pDMA)	115
		6.15.2.15	Chip_DMA_GetErrorIntChannels(LPC_DMA_T *pDMA)	116
		6.15.2.16	Chip_DMA_SetTrigChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	116
		6.15.2.17	Chip_DMA_SetValidChannel(LPC_DMA_T *pDMA, DMA_CHID_T ch)	116
6.16	CHIP: I	_PC5411X	DMA Controller driver common functions (legacy)	118
	6.16.1	Detailed I	Description	118
	6.16.2	Function	Documentation	118
		6.16.2.1	Chip_DMA_DeInit(LPC_DMA_T *pDMA)	118
		6.16.2.2	Chip_DMA_Disable(LPC_DMA_T *pDMA)	118
		6.16.2.3	Chip_DMA_Enable(LPC_DMA_T *pDMA)	118
		6.16.2.4	Chip_DMA_GetIntStatus(LPC_DMA_T *pDMA)	119
		6.16.2.5	Chip_DMA_GetSRAMBase(LPC_DMA_T *pDMA)	119
		6.16.2.6	Chip_DMA_Init(LPC_DMA_T *pDMA)	119
		6.16.2.7	Chip_DMA_SetSRAMBase(LPC_DMA_T *pDMA, uint32_t base)	119
6.17	CHIP: I	_PC5411X	DMA Engine driver (legacy)	121
	6.17.1	Detailed I	Description	121
	6.17.2	Macro De	finition Documentation	122
		6.17.2.1	DMA_ADDR	122
		6.17.2.2	DMA_CFG_BURSTPOWER	122
		6.17.2.3	DMA_CFG_BURSTPOWER_1	122
		6.17.2.4	DMA_CFG_BURSTPOWER_1024	
			DMA_CFG_BURSTPOWER_128	
		6.17.2.6	DMA_CFG_BURSTPOWER_16	123

XIV

6.17.2.7 DMA_CFG_BURSTPOWER_2
6.17.2.8 DMA_CFG_BURSTPOWER_256
6.17.2.9 DMA_CFG_BURSTPOWER_32
6.17.2.10 DMA_CFG_BURSTPOWER_4
6.17.2.11 DMA_CFG_BURSTPOWER_512
6.17.2.12 DMA_CFG_BURSTPOWER_64
6.17.2.13 DMA_CFG_BURSTPOWER_8
6.17.2.14 DMA_CFG_CHPRIORITY
6.17.2.15 DMA_CFG_DSTBURSTWRAP
6.17.2.16 DMA_CFG_HWTRIGEN
6.17.2.17 DMA_CFG_PERIPHREQEN
6.17.2.18 DMA_CFG_SRCBURSTWRAP
6.17.2.19 DMA_CFG_TRIGBURST_BURST
6.17.2.20 DMA_CFG_TRIGBURST_SNGL
6.17.2.21 DMA_CFG_TRIGPOL_HIGH
6.17.2.22 DMA_CFG_TRIGPOL_LOW
6.17.2.23 DMA_CFG_TRIGTYPE_EDGE
6.17.2.24 DMA_CFG_TRIGTYPE_LEVEL
6.17.2.25 DMA_CTLSTAT_TRIG
6.17.2.26 DMA_CTLSTAT_VALIDPENDING
6.17.2.27 DMA_INTSTAT_ACTIVEERRINT
6.17.2.28 DMA_INTSTAT_ACTIVEINT
6.17.2.29 DMA_XFERCFG_CFGVALID
6.17.2.30 DMA_XFERCFG_CLRTRIG
6.17.2.31 DMA_XFERCFG_DSTINC_0
6.17.2.32 DMA_XFERCFG_DSTINC_1
6.17.2.33 DMA_XFERCFG_DSTINC_2
6.17.2.34 DMA_XFERCFG_DSTINC_4
6.17.2.35 DMA_XFERCFG_RELOAD
6.17.2.36 DMA_XFERCFG_SETINTA
6.17.2.37 DMA_XFERCFG_SETINTB
6.17.2.38 DMA_XFERCFG_SRCINC_0
6.17.2.39 DMA_XFERCFG_SRCINC_1
6.17.2.40 DMA_XFERCFG_SRCINC_2
6.17.2.41 DMA_XFERCFG_SRCINC_4
6.17.2.42 DMA_XFERCFG_SWTRIG
6.17.2.43 DMA_XFERCFG_WIDTH_16
6.17.2.44 DMA_XFERCFG_WIDTH_32
6.17.2.45 DMA_XFERCFG_WIDTH_8
6.17.2.46 DMA_XFERCFG_XFERCOUNT

CONTENTS xv

		6.17.2.47	MAX_DMA_CHANNEL	127
	6.17.3	Enumerati	ion Type Documentation	127
		6.17.3.1	DMA_CHID_T	127
6.18	CHIP: I	LPC5411X	DMA Service driver	129
	6.18.1	Detailed D	Description	129
	6.18.2	Typedef D	ocumentation	129
		6.18.2.1	DMA_CALLBACK_T	129
	6.18.3	Function [	Documentation	129
			Chip_DMASERVICE_DoubleBuffer(const DMA_PERIPHERAL_CONTEXT_T *pContext, uint32_t pMem, uint32_t length, DMA_DUAL_DESCRIPTOR_T *pD)	129
		6.18.3.2	Chip_DMASERVICE_Init(DMA_CHDESC_T *base)	130
		6.18.3.3	Chip_DMASERVICE_lsr(void)	130
		6.18.3.4	$\label{lem:context_total_context_total_context_total_context_total_context}                                   $	130
			$\label{eq:cont_def}  \begin{array}{ll} \text{Chip\_DMASERVICE\_SingleBuffer}(\text{const} & \text{DMA\_PERIPHERAL\_CONTEXT\_} \\ \text{T *pContext, uint32\_t pMem, uint32\_t length}) & \dots & \dots & \dots & \dots \\ \end{array}$	131
	6.18.4	Variable D	Occumentation	132
		6.18.4.1	channel	132
		6.18.4.2	descr	132
		6.18.4.3	dst_increment	132
		6.18.4.4	register_location	132
		6.18.4.5	src_increment	132
		6.18.4.6	width	132
		6.18.4.7	write	132
6.19	CHIP: I	LPC5411X	DMIC driver	133
	6.19.1	Detailed D	Description	133
	6.19.2	Macro De	finition Documentation	135
		6.19.2.1	DMIC_DCGAIN_REDUCE_P	135
		6.19.2.2	DMIC_DCPOLE_P	135
		6.19.2.3	DMIC_FIFO_DMAEN	135
		6.19.2.4	DMIC_FIFO_DMAEN_P	135
		6.19.2.5	DMIC_FIFO_ENABLE	135
		6.19.2.6	DMIC_FIFO_ENABLE_P	135
		6.19.2.7	DMIC_FIFO_INT	135
		6.19.2.8	DMIC_FIFO_INT_P	136
		6.19.2.9	DMIC_FIFO_INTREN	136
		6.19.2.10	DMIC_FIFO_INTREN_P	136
		6.19.2.11	DMIC_FIFO_OVERRUN	136
		6.19.2.12	DMIC_FIFO_OVERRUN_P	136
			DMIC_FIFO_RESETN	
		6.19.2.14	DMIC_FIFO_RESETN_P	136

xvi CONTENTS

	6.19.2.15	DMIC_FIFO_TLVL_P	136
	6.19.2.16	DMIC_FIFO_UNDERRUN	136
	6.19.2.17	DMIC_FIFO_UNDERRUN_P	136
	6.19.2.18	DMIC_PHY_FALL	136
	6.19.2.19	DMIC_PHY_FALL_P	136
	6.19.2.20	DMIC_PHY_HALF	137
	6.19.2.21	DMIC_PHY_HALF_P	137
	6.19.2.22	DMIC_SATURATE_AT16BIT_P	137
6.19.3	Enumerat	tion Type Documentation	137
	6.19.3.1	COMPENSATION_T	137
	6.19.3.2	DC_REMOVAL_T	137
	6.19.3.3	DMIC_IO_T	137
	6.19.3.4	OP_MODE_T	138
	6.19.3.5	PDM_DIV_T	138
	6.19.3.6	STEREO_SIDE_T	138
6.19.4	Function	Documentation	138
	6.19.4.1	$\label{lem:config}  \mbox{Chip\_DMIC\_CfgChannel(LPC\_DMIC\_T *pDMIC, uint32\_t channel, DMIC\_CH} \\ \mbox{ANNEL\_CONFIG\_T *channel\_cfg)} \ \dots \ $	138
	6.19.4.2	$\label{local_continuity}  \begin{tabular}{ll} Chip\_DMIC\_CfgChannelDc(LPC\_DMIC\_T *pDMIC, uint32\_t channel, DC\_RE $\longleftrightarrow MOVAL\_T dc\_cut\_level, uint32\_t post\_dc\_gain\_reduce, bool saturate16bit) \\ \end{tabular}$	139
	6.19.4.3	$\label{eq:chip_DMIC_CfgIO(LPC_DMIC_T *pDMIC, DMIC_IO_T cfg)} Logical Chip_DMIC_CfgIO(LPC_DMIC_T *pDMIC, DMIC_IO_T cfg)$	139
	6.19.4.4	$\label{lem:chip_DMIC_EnableChannnel} Chip\_DMIC\_EnableChannnel(LPC\_DMIC\_T *pDMIC, uint32\_t channelmask) \ . \ .$	139
	6.19.4.5	$\label{local_control_control}  Chip\_DMIC\_FifoChannel(LPC\_DMIC\_T *pDMIC, uint32\_t channel, uint32\_t trig\_level, uint32\_t enable, uint32\_t resetn)$	140
	6.19.4.6	Chip_DMIC_FifoClearStatus(LPC_DMIC_T *pDMIC, uint32_t channel, uint32_t mask)	141
	6.19.4.7	Chip_DMIC_FifoGetData(LPC_DMIC_T *pDMIC, uint32_t channel)	141
	6.19.4.8	$\label{lem:chip_DMIC_FifoGetStatus} Chip\_DMIC\_FifoGetStatus(LPC\_DMIC\_T *pDMIC, uint32\_t \ channel) \\ \hspace*{0.5cm} . \hspace*{0.5cm} .$	141
	6.19.4.9	$\label{local_const}                                    $	142
	6.19.4.10	$\label{local_condition} Chip\_DMIC\_SetOpMode(LPC\_DMIC\_T *pDMIC, OP\_MODE\_T mode) \ \ . \ \ . \ \ .$	143
	6.19.4.11	Chip_DMIC_Use2fs(LPC_DMIC_T *pDMIC, bool use2fs)	143
6.19.5	Variable [	Documentation	143
	6.19.5.1	CHANEN	143
	6.19.5.2	CHANNEL	143
	6.19.5.3	DC_CTRL	143
	6.19.5.4	DIVHFCLK	144
	6.19.5.5	$divhfclk \; \ldots \; $	144
	6.19.5.6	dmic_ch0_dma_context	144
	6.19.5.7	dmic_ch0_dma_interleaved_context	144
	6.19.5.8	dmic_ch1_dma_context	144

CONTENTS xvii

		6.19.5.9 dmic_ch1_dma_interleaved_context	 144
		6.19.5.10 FIFO_CTRL	 144
		6.19.5.11 FIFO_DATA	 144
		6.19.5.12 fifo_ints	 144
		6.19.5.13 fifo_overrun	 144
		6.19.5.14 FIFO_STATUS	 144
		6.19.5.15 fifo_underrun	 145
		6.19.5.16 GAINSHFT	 145
		6.19.5.17 gainshft	 145
		6.19.5.18 HWVADGAIN	 145
		6.19.5.19 HWVADHPFS	 145
		6.19.5.20 HWVADLOWZ	 145
		6.19.5.21 HWVADRSTT	 145
		6.19.5.22 HWVADST10	 145
		6.19.5.23 HWVADTHGN	 145
		6.19.5.24 HWVADTHGS	 145
		6.19.5.25 ID	 145
		6.19.5.26 IOCFG	 145
		6.19.5.27 OSR	 146
		6.19.5.28 osr	 146
		6.19.5.29 PHY_CTRL	 146
		6.19.5.30 preac2coef	 146
		6.19.5.31 PREAC2FSCOEF	 146
		6.19.5.32 preac4coef	 146
		6.19.5.33 PREAC4FSCOEF	 146
		6.19.5.34 reserved	 146
		6.19.5.35 reserved	 146
		6.19.5.36 reserved0	 146
		6.19.5.37 reserved1	 146
		6.19.5.38 reserved1	
		6.19.5.39 side	
		6.19.5.40 TDM19EN	 147
		6.19.5.41 TDM96EN	 147
		6.19.5.42 USE2FS	 147
6.20	CHIP: L	PC5411X Enhanced boot block support	 148
	6.20.1	Detailed Description	 148
	6.20.2	Macro Definition Documentation	
		6.20.2.1 IMAGE_BOOT_BLOCK_OFF	
		6.20.2.2 IMAGE_DUAL_ENH_SIG	
		6.20.2.3 IMAGE_ENH_BLOCK_MARKER	 148

xviii CONTENTS

		6.20.2.4	IMAGE_ENH_MARKER_OFF	148
		6.20.2.5	IMAGE_SINGLE_ENH_SIG	148
		6.20.2.6	SETPORTPIN	149
	6.20.3	Enumerat	ion Type Documentation	149
		6.20.3.1	IFSEL_T	149
		6.20.3.2	IMAGE_T	149
6.21	CHIP: I	_PC5411X	GPIO driver	150
	6.21.1	Detailed [	Description	150
	6.21.2	Function I	Documentation	151
		6.21.2.1	$Chip\_GPIO\_ClearValue (LPC\_GPIO\_T *pGPIO, uint8\_t portNum, uint32\_t bitValue (LPC\_GPIO\_T *pGPIO, uint8\_t portNum, uint30\_t bitValue (LPC\_GPIO\_T *pGPIO\_T *pGPIO\_T$	)151
		6.21.2.2	Chip_GPIO_DeInit(LPC_GPIO_T *pGPIO)	152
		6.21.2.3	Chip_GPIO_GetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port)	153
		6.21.2.4	Chip_GPIO_GetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)	153
		6.21.2.5	Chip_GPIO_GetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)	153
		6.21.2.6	Chip_GPIO_GetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port)	154
		6.21.2.7	Chip_GPIO_GetPortMask(LPC_GPIO_T *pGPIO, uint8_t port)	155
		6.21.2.8	Chip_GPIO_GetPortValue(LPC_GPIO_T *pGPIO, uint8_t port)	155
		6.21.2.9	Chip_GPIO_Init(LPC_GPIO_T *pGPIO)	155
		6.21.2.10	Chip_GPIO_ReadDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t bit)	156
		6.21.2.11	Chip_GPIO_ReadPortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin)	156
		6.21.2.12	Chip_GPIO_ReadValue(LPC_GPIO_T *pGPIO, uint8_t portNum)	156
		6.21.2.13	Chip_GPIO_SetDir(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue, uint8_t out)	157
		6.21.2.14	Chip_GPIO_SetMaskedPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_   t value)	157
		6.21.2.15	Chip_GPIO_SetPinDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool output)	157
		6.21.2.16	$\label{lem:chip_GPIO_SetPinDIRInput} Chip\_GPIO\_SetPinDIRInput(LPC\_GPIO\_T *pGPIO, uint8\_t port, uint8\_t pin)  .  .$	158
		6.21.2.17	$Chip\_GPIO\_SetPinDIROutput(LPC\_GPIO\_T *pGPIO, uint8\_t port, uint8\_t pin) \ .$	158
		6.21.2.18	$\label{lem:chip_GPIO_SetPinOutHigh(LPC_GPIO_T *pGPIO, uint8\_t port, uint8\_t pin)}  .  .$	158
		6.21.2.19	Chip_GPIO_SetPinOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)	158
		6.21.2.20	Chip_GPIO_SetPinState(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin, bool setting)	159
		6.21.2.21	Chip_GPIO_SetPinToggle(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)	159
		6.21.2.22	Chip_GPIO_SetPortDIR(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pinMask, bool outSet)	159
		6.21.2.23	$\label{lem:chip_GPIO_SetPortDIRInput} $$ Chip\_GPIO\_SetPortDIRInput(LPC\_GPIO\_T *pGPIO, uint8\_t port, uint32\_t pin \leftrightarrow Mask) $$$	160
		6.21.2.24	$linear_continuous_contin$	160
		6.21.2.25	Chip_GPIO_SetPortMask(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t mask) .	161
		6.21.2.26	$Chip\_GPIO\_SetPortOutHigh(LPC\_GPIO\_T *pGPIO, uint8\_t port, uint32\_t pins) \; .$	162

CONTENTS xix

		6.21.2.27	Chip_GPIO_SetPortOutLow(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins) .	162
		6.21.2.28	Chip_GPIO_SetPortToggle(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t pins) .	162
		6.21.2.29	Chip_GPIO_SetPortValue(LPC_GPIO_T *pGPIO, uint8_t port, uint32_t value) .	163
		6.21.2.30	Chip_GPIO_SetValue(LPC_GPIO_T *pGPIO, uint8_t portNum, uint32_t bitValue)	163
		6.21.2.31	Chip_GPIO_WriteDirBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin, bool setting)	163
		6.21.2.32	Chip_GPIO_WritePortBit(LPC_GPIO_T *pGPIO, uint32_t port, uint8_t pin, bool setting)	164
6.22	CHIP: I	_PC5411X	GPIO group driver	165
	6.22.1	Detailed I	Description	165
	6.22.2	Macro De	finition Documentation	166
		6.22.2.1	GPIOGR_COMB	166
		6.22.2.2	GPIOGR_INT	166
		6.22.2.3	GPIOGR_TRIG	166
	6.22.3	Function	Documentation	166
		6.22.3.1	Chip_GPIOGP_ClearIntStatus(LPC_GPIOGROUPINT_T *pGPIOGPINT, uint8↔ _t group)	166
		6.22.3.2	Chip_GPIOGP_DeInit(LPC_GPIOGROUPINT_T *pGPIOGPINT)	166
		6.22.3.3	Chip_GPIOGP_DisableGroupPins(LPC_GPIOGROUPINT_T *pGPIOGPINT, uint8_t group, uint8_t port, uint32_t pinMask)	166
		6.22.3.4	Chip_GPIOGP_EnableGroupPins(LPC_GPIOGROUPINT_T *pGPIOGPIN← T, uint8_t group, uint8_t port, uint32_t pinMask)	167
		6.22.3.5	Chip_GPIOGP_GetIntStatus(LPC_GPIOGROUPINT_T *pGPIOGPINT, uint8_← t group)	167
		6.22.3.6	Chip_GPIOGP_Init(LPC_GPIOGROUPINT_T *pGPIOGPINT)	167
		6.22.3.7	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	168
		6.22.3.8	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	168
		6.22.3.9	$\label{local-control}  \begin{tabular}{ll} Chip\_GPIOGP\_SelectHighLevel(LPC\_GPIOGROUPINT\_T & *pGPIOGPIN \leftrightarrow T, uint8\_t group, uint8\_t port, uint32\_t pinMask)$	168
		6.22.3.10	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	169
		6.22.3.11	$\label{local_continuity}  \begin{tabular}{ll} Chip\_GPIOGP\_SelectLowLevel(LPC\_GPIOGROUPINT\_T & *pGPIOGPIN \hookrightarrow T, uint8\_t \ group, \ uint8\_t \ port, \ uint32\_t \ pinMask) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	170
		6.22.3.12	$\label{local_control_control_control}                                    $	170
6.23	CHIP: I	_PC5411X	I2C master-only driver	171
	6.23.1	Detailed I	Description	171
	6.23.2	Macro De	finition Documentation	172
		6.23.2.1	I2CM_STATUS_ARBLOST	172
		6.23.2.2	I2CM_STATUS_BUS_ERROR	172
		6.23.2.3	I2CM_STATUS_BUSY	172
		6.23.2.4	I2CM_STATUS_ERROR	172

CONTENTS

			I2CM_STATUS_NAK_ADR	
		6.23.2.6	I2CM_STATUS_NAK_DAT	172
		6.23.2.7	I2CM_STATUS_OK	172
	6.23.3	Function I	Documentation	173
		6.23.3.1	Chip_I2CM_ClearStatus(LPC_I2C_T *pI2C, uint32_t clrStatus)	173
		6.23.3.2	Chip_I2CM_Disable(LPC_I2C_T *pI2C)	173
		6.23.3.3	Chip_I2CM_Enable(LPC_I2C_T *pI2C)	173
		6.23.3.4	Chip_I2CM_GetMasterState(LPC_I2C_T *pI2C)	173
		6.23.3.5	Chip_I2CM_GetStatus(LPC_I2C_T *pI2C)	174
		6.23.3.6	Chip_I2CM_IsMasterPending(LPC_I2C_T *pI2C)	174
		6.23.3.7	Chip_I2CM_MasterContinue(LPC_I2C_T *pI2C)	174
		6.23.3.8	Chip_I2CM_ReadByte(LPC_I2C_T *pI2C)	175
		6.23.3.9	Chip_I2CM_SendStart(LPC_I2C_T *pI2C)	175
		6.23.3.10	Chip_I2CM_SendStop(LPC_I2C_T *pI2C)	175
		6.23.3.11	Chip_I2CM_SetBusSpeed(LPC_I2C_T *pI2C, uint32_t busSpeed)	176
		6.23.3.12	Chip_I2CM_SetDutyCycle(LPC_I2C_T *pI2C, uint16_t sclH, uint16_t sclL)	176
		6.23.3.13	Chip_I2CM_WriteByte(LPC_I2C_T *pI2C, uint8_t data)	177
		6.23.3.14	Chip_I2CM_Xfer(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)	177
		6.23.3.15	Chip_I2CM_XferBlocking(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)	178
		6.23.3.16	Chip_I2CM_XferHandler(LPC_I2C_T *pI2C, I2CM_XFER_T *xfer)	178
6.24	CHIP: I	LPC5411X	I2C slave-only driver	179
	6.24.1	Detailed D	Description	179
	6.24.2	Typedef D	Occumentation	180
		6.24.2.1	I2CSlaveXferDone	180
		6.24.2.2	I2CSlaveXferRecv	180
		6.24.2.3	I2CSlaveXferSend	180
		6.24.2.4	I2CSlaveXferStart	181
	6.24.3	Function I	Documentation	181
		6.24.3.1	Chip_I2CS_ClearStatus(LPC_I2C_T *pI2C, uint32_t clrStatus)	181
		6.24.3.2	Chip_I2CS_Disable(LPC_I2C_T *pI2C)	181
		6.24.3.3	Chip_I2CS_DisableSlaveAddr(LPC_I2C_T *pI2C, uint8_t slvNum)	181
		6.24.3.4	Chip_I2CS_Enable(LPC_I2C_T *pI2C)	182
		6.24.3.5	Chip_I2CS_EnableSlaveAddr(LPC_I2C_T *pI2C, uint8_t slvNum)	182
		6.24.3.6	Chip_I2CS_GetSlaveAddr(LPC_I2C_T *pI2C, uint8_t slvNum)	182
		6.24.3.7	Chip_I2CS_GetSlaveMatchIndex(LPC_I2C_T *pI2C)	182
		6.24.3.8	Chip_I2CS_GetSlaveState(LPC_I2C_T *pI2C)	183
		6.24.3.9	Chip_I2CS_GetStatus(LPC_I2C_T *pI2C)	183
		6.24.3.10	Chip_I2CS_IsSlaveDeSelected(LPC_I2C_T *pI2C)	183
		6.24.3.11	Chip_I2CS_IsSlavePending(LPC_I2C_T *pI2C)	184
		6.24.3.12	Chip_I2CS_IsSlaveSelected(LPC_I2C_T *pI2C)	184

CONTENTS xxi

6.24.3.13 Chip_I2CS_ReadByte(LPC_I2C_T *pI2C)	1	184
6.24.3.14 Chip_I2CS_SetSlaveAddr(LPC_I2C_T *pI2C, uint8_t	t slvNum, uint8_t slvAddr) . 1	184
6.24.3.15 Chip_I2CS_SetSlaveQual0(LPC_I2C_T *pI2C, bool e	extend, uint8_t slvAddr) 1	185
6.24.3.16 Chip_I2CS_SlaveContinue(LPC_I2C_T *pI2C)	1	185
6.24.3.17 Chip_I2CS_SlaveDisableDMA(LPC_I2C_T *pI2C) .	1	185
6.24.3.18 Chip_I2CS_SlaveEnableDMA(LPC_I2C_T *pI2C) .	1	186
6.24.3.19 Chip_I2CS_SlaveNACK(LPC_I2C_T *pI2C)	1	186
6.24.3.20 Chip_I2CS_WriteByte(LPC_I2C_T *pI2C, uint8_t dat	a) 1	186
6.24.3.21 Chip_I2CS_XferHandler(LPC_I2C_T *pI2C, const I2C	CS_XFER_T *xfers) 1	187
6.25 CHIP: LPC5411X IOCON register block and driver	1	188
6.25.1 Detailed Description	1	188
6.25.2 Macro Definition Documentation	1	189
6.25.2.1 IOCON_ANALOG_EN	1	189
6.25.2.2 IOCON_CLKDIV	1	189
6.25.2.3 IOCON_DIGITAL_EN	1	189
6.25.2.4 IOCON_FASTI2C_EN	1	189
6.25.2.5 IOCON_FUNC0	1	189
6.25.2.6 IOCON_FUNC1	1	189
6.25.2.7 IOCON_FUNC2	1	189
6.25.2.8 IOCON_FUNC3	1	189
6.25.2.9 IOCON_FUNC4	1	189
6.25.2.10 IOCON_FUNC5	1	190
6.25.2.11 IOCON_FUNC6	1	190
6.25.2.12 IOCON_FUNC7	1	190
6.25.2.13 IOCON_GPIO_MODE	1	190
6.25.2.14 IOCON_HYS_EN	1	190
6.25.2.15 IOCON_I2C_SLEW	1	190
6.25.2.16 IOCON_INPFILT_OFF	1	190
6.25.2.17 IOCON_INPFILT_ON	1	190
6.25.2.18 IOCON_INV_EN	1	190
6.25.2.19 IOCON_MODE_INACT	1	191
6.25.2.20 IOCON_MODE_PULLDOWN	1	191
6.25.2.21 IOCON_MODE_PULLUP	1	191
6.25.2.22 IOCON_MODE_REPEATER	1	191
6.25.2.23 IOCON_OPENDRAIN_EN	1	191
6.25.2.24 IOCON_S_MODE		191
6.25.2.25 IOCON_S_MODE_0CLK		191
6.25.2.26 IOCON_S_MODE_1CLK		
6.25.2.27 IOCON_S_MODE_2CLK		191
6.25.2.28 IOCON_S_MODE_3CLK	1	192

xxii CONTENTS

		6.25.2.29	IOCON_STDI2C_EN	192
	6.25.3	Function	Documentation	192
		6.25.3.1	$\label{locon_pinMux} \begin{array}{llllllllllllllllllllllllllllllllllll$	192
		6.25.3.2	Chip_IOCON_PinMuxSet(LPC_IOCON_T *pIOCON, uint8_t port, uint8_t pin, uint32_t modefunc)	192
		6.25.3.3	Chip_IOCON_SetPinMuxing(LPC_IOCON_T *pIOCON, const PINMUX_GRP←T *pinArray, uint32_t arrayLength)	192
6.26	CHIP: I	LPC5411X	Input Mux Registers and Driver	194
	6.26.1	Detailed I	Description	194
	6.26.2	Enumera	tion Type Documentation	194
		6.26.2.1	DMA_TRIGSRC_T	194
		6.26.2.2	FREQMSR_SRC_T	195
	6.26.3	Function	Documentation	195
		6.26.3.1	Chip_INMUX_PinIntSel(uint8_t pintSel, uint8_t portNum, uint8_t pinNum)	195
		6.26.3.2	Chip_INMUX_SetDMAOutMux(uint8_t index, uint8_t dmaCh)	195
		6.26.3.3	Chip_INMUX_SetDMATrigger(uint8_t ch, DMA_TRIGSRC_T trig)	196
		6.26.3.4	Chip_INMUX_SetFreqMeasRefClock(FREQMSR_SRC_T ref)	196
		6.26.3.5	Chip_INMUX_SetFreqMeasTargClock(FREQMSR_SRC_T targ)	196
6.27	CHIP: I	LPC5411X	M0 core CMSIS include file	197
	6.27.1	Detailed I	Description	197
6.28	CHIP: I	LPC5411X	M0 core Cortex CMSIS definitions	198
	6.28.1	Detailed I	Description	198
	6.28.2	Macro De	efinition Documentation	198
		6.28.2.1	CM0PLUS_REV	198
		6.28.2.2	MPU_PRESENT	198
		6.28.2.3	NVIC_PRIO_BITS	198
		6.28.2.4	Vendor_SysTickConfig	199
		6.28.2.5	VTOR_PRESENT	199
		6.28.2.6	ADC0_SEQA_IRQHandler	199
		6.28.2.7	ADC0_SEQA_IRQn	199
		6.28.2.8	ADC0_SEQB_IRQHandler	199
		6.28.2.9	ADC0_SEQB_IRQn	199
		6.28.2.10	ADC0_THCMP_IRQHandler	199
		6.28.2.11	ADC0_THCMP_IRQn	199
		6.28.2.12	SCT_IRQHandler	199
		6.28.2.13	SCT_IRQn	199
		6.28.2.14	TIMER0_IRQHandler	199
		6.28.2.15	TIMER0_IRQn	200
		6.28.2.16	TIMER1_IRQHandler	200
		6.28.2.17	TIMER1_IRQn	200

CONTENTS xxiii

6.28.2.18 TIMER2_IRQHandler	200
6.28.2.19 TIMER2_IRQn	200
6.28.2.20 TIMER3_IRQHandler	200
6.28.2.21 TIMER3_IRQn	200
6.28.2.22 TIMER4_IRQHandler	200
6.28.2.23 TIMER4_IRQn	200
6.29 CHIP: LPC5411X M4 core CMSIS include file	
6.29.1 Detailed Description	201
6.30 CHIP: LPC5411X M4 core Cortex CMSIS definitions	
6.30.1 Detailed Description	202
6.30.2 Macro Definition Documentation	
6.30.2.1CM4_REV	
6.30.2.2FPU_PRESENT	202
6.30.2.3MPU_PRESENT	
6.30.2.4NVIC_PRIO_BITS	
6.30.2.5Vendor_SysTickConfig	
6.30.2.6 ADC0_SEQA_IRQHandler	
6.30.2.7 ADC0_SEQA_IRQn	
6.30.2.8 ADC0_SEQB_IRQHandler	
6.30.2.9 ADC0_SEQB_IRQn	
6.30.2.10 ADC0_THCMP_IRQHandler	
6.30.2.11 ADC0_THCMP_IRQn	
6.30.2.12 SCT_IRQHandler	
6.30.2.13 SCT_IRQn	
6.30.2.14 TIMERO_IRQHandler	
6.30.2.15 TIMER0_IRQn	
6.30.2.17 TIMER1_IRQn	
6.30.2.18 TIMER1_IRQH	
6.30.2.19 TIMER2_IRQn	
6.30.2.20 TIMER2_IRQH	
6.30.2.21 TIMER3 IRQn	
6.30.2.22 TIMER4 IRQHandler	
6.30.2.23 TIMER4 IRQn	
6.31 CHIP: LPC5411X Mailbox M4/M0+ driver	
6.31.1 Detailed Description	
6.31.2 Macro Definition Documentation	
6.31.2.1 MAILBOX AVAIL	
6.31.3 Enumeration Type Documentation	
6.31.3.1 MBOX_IDX_T	

xxiv CONTENTS

6.31.4	Function	Documentation	206
	6.31.4.1	Chip_MBOX_ClearValueBits(LPC_MBOX_T *pMBOX, uint32_t cpu_id, uint32← _t mboxClrBits)	206
	6.31.4.2	Chip_MBOX_DeInit(LPC_MBOX_T *pMBOX)	206
	6.31.4.3	Chip_MBOX_GetMutex(LPC_MBOX_T *pMBOX)	206
	6.31.4.4	Chip_MBOX_GetValue(LPC_MBOX_T *pMBOX, uint32_t cpu_id)	207
	6.31.4.5	Chip_MBOX_Init(LPC_MBOX_T *pMBOX)	208
	6.31.4.6	Chip_MBOX_SetMutex(LPC_MBOX_T *pMBOX)	208
	6.31.4.7	$\label{local_continuity}  \mboxLocal{Chip_MBOX_SetValue}  (\mboxLocal{LPC_MBOX_T} \mboxPata) \mboxLocal{LPC_MBOX_T} *pMBOX, uint32_t cpu_id, uint32_{\mbox{$\leftarrow$}} tmboxData) \mboxLocal{LPC_MBOX_T}$	208
	6.31.4.8	$\label{local_continuity}  \text{Chip\_MBOX\_SetValueBits}(\text{LPC\_MBOX\_T *pMBOX, uint32\_t cpu\_id, uint32\_} \leftarrow \text{t mboxSetBits}) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	209
CHIP: I	_PC5411X	Micro Tick driver	210
6.32.1	Detailed	Description	210
6.32.2	Macro De	efinition Documentation	210
	6.32.2.1	UTICK_CTRL_DELAY_MASK	210
	6.32.2.2	UTICK_CTRL_REPEAT	210
	6.32.2.3	UTICK_STATUS_ACTIVE	211
	6.32.2.4	UTICK_STATUS_INTR	211
	6.32.2.5	UTICK_STATUS_MASK	211
6.32.3	Function	Documentation	211
	6.32.3.1	Chip_UTICK_ClearInterrupt(LPC_UTICK_T *pUTICK)	211
	6.32.3.2	Chip_UTICK_DeInit(LPC_UTICK_T *pUTICK)	211
	6.32.3.3	Chip_UTICK_GetStatus(LPC_UTICK_T *pUTICK)	211
	6.32.3.4	Chip_UTICK_GetTick(LPC_UTICK_T *pUTICK)	212
	6.32.3.5	Chip_UTICK_Halt(LPC_UTICK_T *pUTICK)	212
	6.32.3.6	Chip_UTICK_Init(LPC_UTICK_T *pUTICK)	212
	6.32.3.7	Chip_UTICK_SetDelayMs(LPC_UTICK_T *pUTICK, uint32_t delayMs, bool repeat	t)212
	6.32.3.8	Chip_UTICK_SetTick(LPC_UTICK_T *pUTICK, uint32_t tick_value, bool repeat)	213
CHIP: I	_PC5411X	Multi-Rate Timer driver	214
6.33.1	Detailed	Description	214
6.33.2	Macro De	efinition Documentation	215
	6.33.2.1	LPC_MRT_CH	215
	6.33.2.2	LPC_MRT_CH0	215
	6.33.2.3	LPC_MRT_CH1	215
	6.33.2.4	LPC_MRT_CH2	215
	6.33.2.5	LPC_MRT_CH3	216
	6.33.2.6	MRT0_INTFLAG	216
	6.33.2.7	MRT1_INTFLAG	216
	6.33.2.8	MRT2_INTFLAG	216
	6.33.2.9	MRT3_INTFLAG	216
	CHIP: I 6.32.1 6.32.2 CHIP: I 6.33.1	6.31.4.1 6.31.4.2 6.31.4.3 6.31.4.4 6.31.4.5 6.31.4.6 6.31.4.7 6.31.4.8  CHIP: LPC5411X 6.32.1 6.32.2 6.32.2.1 6.32.2.2 6.32.2.3 6.32.2.4 6.32.2.5 6.32.3 6.32.3.1 6.32.3.2 6.32.3.3 6.32.3.4 6.32.3.5 6.32.3.6 6.32.3.7 6.32.3.8  CHIP: LPC5411X 6.33.1 Detailed 6.33.2 6.32.3.1 6.32.3.2 6.32.3.3 6.32.3.4 6.32.3.5 6.32.3.6 6.32.3.7 6.32.3.8  CHIP: LPC5411X 6.33.1 Detailed 6.33.2 6.33.2.3 6.33.2.1 6.33.2.2 6.33.2.3 6.33.2.2 6.33.2.3 6.33.2.3	### ### #### ########################

CONTENTS xxv

		6.33.2.10 MRT_CHANNELS_NUM	16
		6.33.2.11 MRT_CTRL_INTEN_MASK	16
		6.33.2.12 MRT_CTRL_MODE_MASK	16
		6.33.2.13 MRT_INTVAL_IVALUE	16
		6.33.2.14 MRT_INTVAL_LOAD	16
		6.33.2.15 MRT_NO_IDLE_CHANNEL	16
		6.33.2.16 MRT_STAT_INTFLAG	16
		6.33.2.17 MRT_STAT_RUNNING	17
		6.33.2.18 MRTn_INTFLAG	17
	6.33.3	Enumeration Type Documentation	17
		6.33.3.1 MRT_MODE_T 2	17
	6.33.4	Function Documentation	17
		6.33.4.1 Chip_MRT_ClearIntPending(uint32_t mask)	17
		6.33.4.2 Chip_MRT_Delnit(void)	17
		6.33.4.3 Chip_MRT_GetEnabled(LPC_MRT_CH_T *pMRT)	17
		6.33.4.4 Chip_MRT_GetIdleChannel(void)	18
		6.33.4.5 Chip_MRT_GetIdleChannelShifted(void)	18
		6.33.4.6 Chip_MRT_GetInterval(LPC_MRT_CH_T *pMRT)	18
		6.33.4.7 Chip_MRT_GetIntPending(void)	18
		6.33.4.8 Chip_MRT_GetIntPendingByChannel(uint8_t ch)	18
		6.33.4.9 Chip_MRT_GetMode(LPC_MRT_CH_T *pMRT)	19
		6.33.4.10 Chip_MRT_GetRegPtr(uint8_t ch)	19
		6.33.4.11 Chip_MRT_GetTimer(LPC_MRT_CH_T *pMRT)	19
		6.33.4.12 Chip_MRT_Init(void)	19
		6.33.4.13 Chip_MRT_IntClear(LPC_MRT_CH_T *pMRT)	20
		6.33.4.14 Chip_MRT_IntPending(LPC_MRT_CH_T *pMRT)	20
		6.33.4.15 Chip_MRT_IsOneShotMode(LPC_MRT_CH_T *pMRT)	20
		6.33.4.16 Chip_MRT_IsRepeatMode(LPC_MRT_CH_T *pMRT)	20
		6.33.4.17 Chip_MRT_Running(LPC_MRT_CH_T *pMRT)	20
		6.33.4.18 Chip_MRT_SetDisabled(LPC_MRT_CH_T *pMRT)	21
		6.33.4.19 Chip_MRT_SetEnabled(LPC_MRT_CH_T *pMRT)	21
		6.33.4.20 Chip_MRT_SetInterval(LPC_MRT_CH_T *pMRT, uint32_t interval) 22	21
		6.33.4.21 Chip_MRT_SetMode(LPC_MRT_CH_T *pMRT, MRT_MODE_T mode) 22	22
6.34	CHIP: L	LPC5411X PLL Driver	24
	6.34.1	Detailed Description	24
	6.34.2	Macro Definition Documentation	26
		6.34.2.1 PLL_CONFIGFLAG_FORCENOFRACT	26
		6.34.2.2 PLL_CONFIGFLAG_USEINRATE	26
		6.34.2.3 PLL_SETUPFLAG_ADGVOLT	26
		6.34.2.4 PLL_SETUPFLAG_POWERUP	26

xxvi CONTENTS

		6.34.2.5	PLL_SETUPFLAG_WAITLOCK	227
	6.34.3	Enumerat	ion Type Documentation	227
		6.34.3.1	CHIP_SYSCON_PLLCLKSRC_T	227
		6.34.3.2	PLL_ERROR_T	227
		6.34.3.3	SS_MODWVCTRL_T	227
		6.34.3.4	SS_PROGMODDP_T	228
		6.34.3.5	SS_PROGMODFM_T	228
	6.34.4	Function I	Documentation	228
		6.34.4.1	Chip_Clock_GetStoredPLLClockRate(void)	228
		6.34.4.2	Chip_Clock_GetSystemPLLInClockRate(void)	228
		6.34.4.3	Chip_Clock_GetSystemPLLOutClockRate(bool recompute)	229
		6.34.4.4	$\label{lem:chip_clock_getSystemPLLOutFromSetup} Chip\_Clock\_GetSystemPLLOutFromSetup(PLL\_SETUP\_T *pSetup) \\ \ . \ . \ . \ . \ . \ . \\$	229
		6.34.4.5	Chip_Clock_IsSystemPLLLocked(void)	229
		6.34.4.6	Chip_Clock_SetBypassPLL(bool bypass)	229
		6.34.4.7	Chip_Clock_SetPLLFreq(const PLL_SETUP_T *pSetup)	229
		6.34.4.8	Chip_Clock_SetStoredPLLClockRate(uint32_t rate)	230
		6.34.4.9	$\label{lock_SetSystemPLLSource} Chip\_Clock\_SetSystemPLLSource(CHIP\_SYSCON\_PLLCLKSRC\_T\ src)\ .\ .\ .\ .$	230
		6.34.4.10	$Chip\_Clock\_SetupPLLData(PLL\_CONFIG\_T *pControl, PLL\_SETUP\_T *pSetup)$	230
		6.34.4.11	Chip_Clock_SetupSystemPLL(uint32_t multiply_by, uint32_t input_freq)	231
		6.34.4.12	$\label{lem:chip_clock_setupSystemPLLPrec} Chip\_Clock\_SetupSystemPLLPrec(PLL\_SETUP\_T *pSetup)  . \ . \ . \ . \ . \ . \ . \ . \ . \ .$	231
6.35	CHIP: I	_PC5411X	Peripheral addresses and register set declarations	232
	6.35.1	Detailed [	Description	232
	6.35.2	Macro De	finition Documentation	233
		6.35.2.1	LPC_ADC	233
		6.35.2.2	LPC_ADC_BASE	233
		6.35.2.3	LPC_ASYNC_SYSCON	233
		6.35.2.4	LPC_ASYNC_SYSCON_BASE	233
		6.35.2.5	LPC_CRC	233
		6.35.2.6	LPC_CRC_BASE	233
		6.35.2.7	LPC_DMA	233
		6.35.2.8	LPC_DMA_BASE	234
		6.35.2.9	LPC_DMIC	234
		6.35.2.10	LPC_DMIC_BASE	234
		6.35.2.11	LPC_FLASHMEM_BASE	234
		6.35.2.12	LPC_FLEXCOMM0_BASE	234
			LPC_FLEXCOMM1_BASE	
			LPC_FLEXCOMM2_BASE	
			LPC_FLEXCOMM3_BASE	
			LPC_FLEXCOMM4_BASE	
		6.35.2.17	LPC_FLEXCOMM5_BASE	234

CONTENTS xxvii

6.35.2.18 LPC_FLEXCOMM6_BASE	234
6.35.2.19 LPC_FLEXCOMM7_BASE	234
6.35.2.20 LPC_FMC_BASE	235
6.35.2.21 LPC_GINT	235
6.35.2.22 LPC_GPIO	235
6.35.2.23 LPC_GPIO_GROUPINTO_BASE	235
6.35.2.24 LPC_GPIO_GROUPINT1_BASE	235
6.35.2.25 LPC_GPIO_PORT_BASE	235
6.35.2.26 LPC_INMUX	235
6.35.2.27 LPC_INMUX_BASE	235
6.35.2.28 LPC_IOCON	235
6.35.2.29 LPC_IOCON_BASE	235
6.35.2.30 LPC_ISPAP_BASE	235
6.35.2.31 LPC_MBOX	235
6.35.2.32 LPC_MBOX_BASE	236
6.35.2.33 LPC_MRT	236
6.35.2.34 LPC_MRT_BASE	236
6.35.2.35 LPC_PIN_INT_BASE	236
6.35.2.36 LPC_PININT	236
6.35.2.37 LPC_PMU	236
6.35.2.38 LPC_PMU_BASE	236
6.35.2.39 LPC_ROM_BASE	236
6.35.2.40 LPC_RTC	236
6.35.2.41 LPC_RTC_BASE	236
6.35.2.42 LPC_SCT	236
6.35.2.43 LPC_SCT_BASE	236
6.35.2.44 LPC_SPIFI_BASE	237
6.35.2.45 LPC_SRAM0_BASE	237
6.35.2.46 LPC_SRAM1_BASE	237
6.35.2.47 LPC_SRAM2_BASE	237
6.35.2.48 LPC_SRAMX_BASE	237
6.35.2.49 LPC_SYSCON	237
6.35.2.50 LPC_SYSCON_BASE	237
6.35.2.51 LPC_TIMER0	237
6.35.2.52 LPC_TIMER0_BASE	237
6.35.2.53 LPC_TIMER1	237
6.35.2.54 LPC_TIMER1_BASE	237
6.35.2.55 LPC_TIMER2	237
6.35.2.56 LPC_TIMER2_BASE	238
6.35.2.57 LPC_TIMER3	238

xxviii CONTENTS

	6.35.2.58 LPC_TIMER3_BASE	238
	6.35.2.59 LPC_TIMER4	238
	6.35.2.60 LPC_TIMER4_BASE	238
	6.35.2.61 LPC_USB	238
	6.35.2.62 LPC_USB_BASE	238
	6.35.2.63 LPC_UTICK	238
	6.35.2.64 LPC_UTICK_BASE	238
	6.35.2.65 LPC_WWDT	238
	6.35.2.66 LPC_WWDT_BASE	238
6.36 CHIP:	LPC5411X Pin Interrupt and Pattern Match driver	239
6.36.1	Detailed Description	239
6.36.2	Macro Definition Documentation	240
	6.36.2.1 PININT_ISEL_PMODE_MASK	240
	6.36.2.2 PININT_PMCTRL_MASK	241
	6.36.2.3 PININT_PMCTRL_PMATCH_SEL	241
	6.36.2.4 PININT_PMCTRL_RXEV_ENA	241
	6.36.2.5 PININT_SRC_BITCFG_MASK	241
	6.36.2.6 PININT_SRC_BITCFG_START	241
	6.36.2.7 PININT_SRC_BITSOURCE_MASK	241
	6.36.2.8 PININT_SRC_BITSOURCE_START	241
	6.36.2.9 PININTCH	241
	6.36.2.10 PININTCH0	241
	6.36.2.11 PININTCH1	241
	6.36.2.12 PININTCH2	241
	6.36.2.13 PININTCH3	241
	6.36.2.14 PININTCH4	242
	6.36.2.15 PININTCH5	242
	6.36.2.16 PININTCH6	242
	6.36.2.17 PININTCH7	242
6.36.3	Enumeration Type Documentation	242
	6.36.3.1 Chip_PININT_BITSLICE_CFG_T	242
	6.36.3.2 Chip_PININT_BITSLICE_T	242
	6.36.3.3 Chip_PININT_SELECT_T	243
6.36.4	Function Documentation	243
	6.36.4.1 Chip_PININT_ClearFallStates(LPC_PIN_INT_T *pPININT, uint32_t pins)	243
	6.36.4.2 Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)	243
	6.36.4.3 Chip_PININT_ClearRiseStates(LPC_PIN_INT_T *pPININT, uint32_t pins)	243
	6.36.4.4 Chip_PININT_DeInit(LPC_PIN_INT_T *pPININT)	244
	6.36.4.5 Chip_PININT_DisableIntHigh(LPC_PIN_INT_T *pPININT, uint32_t pins)	244
	6.36.4.6 Chip_PININT_DisableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)	244

CONTENTS xxix

		6.36.4.7	Chip_PININT_DisablePatternMatch(LPC_PIN_INT_T *pPININT)	244
		6.36.4.8	$\label{linear_continuity} Chip\_PININT\_DisablePatternMatchRxEv(LPC\_PIN\_INT\_T *pPININT) \ . \ . \ . \ . \ .$	245
		6.36.4.9	Chip_PININT_EnableIntHigh(LPC_PIN_INT_T *pPININT, uint32_t pins)	245
		6.36.4.10	Chip_PININT_EnableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)	245
		6.36.4.11	Chip_PININT_EnablePatternMatch(LPC_PIN_INT_T *pPININT)	245
		6.36.4.12	Chip_PININT_EnablePatternMatchRxEv(LPC_PIN_INT_T *pPININT)	246
		6.36.4.13	Chip_PININT_GetFallStates(LPC_PIN_INT_T *pPININT)	246
		6.36.4.14	Chip_PININT_GetHighEnabled(LPC_PIN_INT_T *pPININT)	246
		6.36.4.15	Chip_PININT_GetIntStatus(LPC_PIN_INT_T *pPININT)	246
		6.36.4.16	Chip_PININT_GetLowEnabled(LPC_PIN_INT_T *pPININT)	247
		6.36.4.17	Chip_PININT_GetPatternMatchState(LPC_PIN_INT_T *pPININT)	247
		6.36.4.18	Chip_PININT_GetPinMode(LPC_PIN_INT_T *pPININT)	247
		6.36.4.19	Chip_PININT_GetRiseStates(LPC_PIN_INT_T *pPININT)	247
		6.36.4.20	Chip_PININT_Init(LPC_PIN_INT_T *pPININT)	248
		6.36.4.21	$\label{linear_config}  Chip\_PININT\_SetPatternMatchConfig(LPC\_PIN\_INT\_T *pPININT, Chip\_PIN \leftarrow INT\_BITSLICE\_T sliceNum, Chip\_PININT\_BITSLICE\_CFG\_T slice\_cfg, boolend\_point)$	248
		6.36.4.22	Chip_PININT_SetPatternMatchSrc(LPC_PIN_INT_T *pPININT, Chip_PININT_← SELECT_T channelNum, Chip_PININT_BITSLICE_T sliceNum)	248
		6.36.4.23	Chip_PININT_SetPinModeEdge(LPC_PIN_INT_T *pPININT, uint32_t pins)	249
		6.36.4.24	Chip_PININT_SetPinModeLevel(LPC_PIN_INT_T *pPININT, uint32_t pins)	249
6.37	CHIP: I	LPC5411X	Power LIBRARY functions	250
	6.37.1	Detailed I	Description	250
	6.37.2	Macro De	finition Documentation	251
			LPC5411X_ROMVER_0	
		6.37.2.2	LPC5411X_ROMVER_1	251
		6.37.2.3	LPC5411X_ROMVER_2	251
	6.37.3	Enumerat	ion Type Documentation	251
		6.37.3.1	POWER_MODE_T	251
	6.37.4	Function	Documentation	252
		6.37.4.1	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	252
		6.37.4.2	Chip_POWER_GetROMVersion(void)	252
		6.37.4.3	Chip_POWER_SetFROHFRate(uint32_t freq)	252
		6.37.4.4	Chip_POWER_SetLowPowerVoltage(uint32_t freq)	252
		6.37.4.5	Chip_POWER_SetPLL(uint32_t multiply_by, uint32_t input_freq)	253
		6.37.4.6	Chip_POWER_SetVoltage(uint32_t desired_freq)	253
6.38			Power Management declarations and functions	
			Description	
	6.38.2	Macro De	finition Documentation	254
		6.38.2.1	PMU_BOD_INT	254

CONTENTS

		6.38.2.2	PMU_BOD_RST	254
	6.38.3	Enumerat	ion Type Documentation	255
		6.38.3.1	CHIP_PMU_BODRINTVAL_T	255
		6.38.3.2	CHIP_PMU_BODRSTLVL_T	255
	6.38.4	Function I	Documentation	255
		6.38.4.1	Chip_PMU_DisableBODInt(void)	255
		6.38.4.2	Chip_PMU_DisableBODReset(void)	255
		6.38.4.3	Chip_PMU_EnableBODInt(void)	256
		6.38.4.4	Chip_PMU_EnableBODReset(void)	256
			$\label{lem:chip_PMU_SetBODLevels}                                    $	256
6.39	CHIP: I	LPC5411X	ROM API declarations and functions	257
	6.39.1	Detailed D	Description	257
	6.39.2	Macro De	finition Documentation	257
		6.39.2.1	IAP_ENTRY_LOCATION	257
		6.39.2.2	LPC_ROM_API	257
		6.39.2.3	LPC_ROM_API_BASE_LOC	257
	6.39.3	Function I	Documentation	257
		6.39.3.1	iap_entry(unsigned int cmd_param[5], unsigned int status_result[4])	257
6.40	CHIP: I	LPC5411X	Real Time clock	258
	6.40.1	Detailed D	Description	258
	6.40.2	Macro De	finition Documentation	259
		6.40.2.1	RTC_CTRL_ALARM1HZ	259
		6.40.2.2	RTC_CTRL_ALARMDPD_EN	259
		6.40.2.3	RTC_CTRL_MASK	259
		6.40.2.4	RTC_CTRL_RTC1KHZ_EN	259
		6.40.2.5	RTC_CTRL_RTC_EN	259
		6.40.2.6	RTC_CTRL_RTC_OSC_BYPASS	259
		6.40.2.7	RTC_CTRL_RTC_OSC_PD	260
		6.40.2.8	RTC_CTRL_SWRESET	260
		6.40.2.9	RTC_CTRL_WAKE1KHZ	260
		6.40.2.10	RTC_CTRL_WAKEDPD_EN	260
	6.40.3	Function I	Documentation	260
		6.40.3.1	Chip_RTC_ClearStatus(LPC_RTC_T *pRTC, uint32_t stsMask)	260
		6.40.3.2	Chip_RTC_DeInit(LPC_RTC_T *pRTC)	260
		6.40.3.3	Chip_RTC_Disable(LPC_RTC_T *pRTC)	261
		6.40.3.4	Chip_RTC_Disable1KHZ(LPC_RTC_T *pRTC)	261
		6.40.3.5	Chip_RTC_DisableOptions(LPC_RTC_T *pRTC, uint32_t flags)	261
		6.40.3.6	Chip_RTC_DisableWakeup(LPC_RTC_T *pRTC, uint32_t ints)	261
		6.40.3.7	Chip_RTC_Enable(LPC_RTC_T *pRTC)	262

CONTENTS xxxi

	6.40.3.8 Chip_RTC_Enable1KHZ(LPC_RTC_T *pRTC)	262
	6.40.3.9 Chip_RTC_EnableOptions(LPC_RTC_T *pRTC, uint32_t flags)	262
	6.40.3.10 Chip_RTC_EnableWakeup(LPC_RTC_T *pRTC, uint32_t ints)	263
	6.40.3.11 Chip_RTC_GetAlarm(LPC_RTC_T *pRTC)	263
	6.40.3.12 Chip_RTC_GetCount(LPC_RTC_T *pRTC)	263
	6.40.3.13 Chip_RTC_GetStatus(LPC_RTC_T *pRTC)	264
	6.40.3.14 Chip_RTC_GetWake(LPC_RTC_T *pRTC)	264
	6.40.3.15 Chip_RTC_Init(LPC_RTC_T *pRTC)	264
	6.40.3.16 Chip_RTC_PowerDown(LPC_RTC_T *pRTC)	264
	6.40.3.17 Chip_RTC_PowerUp(LPC_RTC_T *pRTC)	265
	6.40.3.18 Chip_RTC_Reset(LPC_RTC_T *pRTC)	265
	6.40.3.19 Chip_RTC_SetAlarm(LPC_RTC_T *pRTC, uint32_t count)	265
	6.40.3.20 Chip_RTC_SetCount(LPC_RTC_T *pRTC, uint32_t count)	266
	6.40.3.21 Chip_RTC_SetWake(LPC_RTC_T *pRTC, uint16_t count)	267
6.41 CHIP:	LPC5411X SPI driver	268
6.41.1	Detailed Description	268
6.41.2	Macro Definition Documentation	
	6.41.2.1 Chip_SPI_FlushFIFOs	
	6.41.2.2 Chip_SPI_ReadFIFO	272
	6.41.2.3 Chip_SPI_ReadFIFOdata	
	6.41.2.4 Chip_SPI_WriteFIFOcd	272
	6.41.2.5 Chip_SPI_WriteFIFOdata	272
	6.41.2.6 SPI_CFG_BITMASK	272
	6.41.2.7 SPI_CFG_CPHA_FIRST	272
	6.41.2.8 SPI_CFG_CPHA_SECOND	272
	6.41.2.9 SPI_CFG_CPOL_HI	272
	6.41.2.10 SPI_CFG_CPOL_LO	
	6.41.2.11 SPI_CFG_LBM_EN	
	6.41.2.12 SPI_CFG_LSB_FIRST_EN	273
	6.41.2.13 SPI_CFG_MASTER_EN	273
	6.41.2.14 SPI_CFG_MSB_FIRST_EN	273
	6.41.2.15 SPI_CFG_SLAVE_EN	273
	6.41.2.16 SPI_CFG_SPI_EN	273
	6.41.2.17 SPI_CFG_SPOL_HI	273
	6.41.2.18 SPI_CFG_SPOL_LO	273
	6.41.2.19 SPI_CFG_SPOLNUM_HI	
	6.41.2.20 SPI_DIV_VAL	
	6.41.2.21 SPI_DLY_BITMASK	
	6.41.2.22 SPI_DLY_FRAME_DELAY	
	6.41.2.23 SPI_DLY_POST_DELAY	274

xxxii CONTENTS

6.41.2.24 SPI_DLY_PRE_DELAY
6.41.2.25 SPI_DLY_TRANSFER_DELAY
6.41.2.26 SPI_FIFO_DEPTH
6.41.2.27 SPI_FIFOCFG_DMARX
6.41.2.28 SPI_FIFOCFG_DMATX
6.41.2.29 SPI_FIFOCFG_EMPTYRX
6.41.2.30 SPI_FIFOCFG_EMPTYTX
6.41.2.31 SPI_FIFOCFG_ENABLERX
6.41.2.32 SPI_FIFOCFG_ENABLETX
6.41.2.33 SPI_FIFOCFG_WAKERX
6.41.2.34 SPI_FIFOCFG_WAKETX
6.41.2.35 SPI_FIFOINT_BITMASK
6.41.2.36 SPI_FIFOINT_PERINT
6.41.2.37 SPI_FIFOINT_RXERR
6.41.2.38 SPI_FIFOINT_RXLVL
6.41.2.39 SPI_FIFOINT_TXERR
6.41.2.40 SPI_FIFOINT_TXLVL
6.41.2.41 SPI_FIFOSTAT_BITMASK
6.41.2.42 SPI_FIFOSTAT_PERINT
6.41.2.43 SPI_FIFOSTAT_RXERR
6.41.2.44 SPI_FIFOSTAT_RXFULL
6.41.2.45 SPI_FIFOSTAT_RXLVL
6.41.2.46 SPI_FIFOSTAT_RXNOTEMPTY
6.41.2.47 SPI_FIFOSTAT_TXEMPTY
6.41.2.48 SPI_FIFOSTAT_TXERR
6.41.2.49 SPI_FIFOSTAT_TXLVL
6.41.2.50 SPI_FIFOSTAT_TXNOTFULL
6.41.2.51 SPI_FIFOTRIG_BITMASK
6.41.2.52 SPI_FIFOTRIG_RXLVL
6.41.2.53 SPI_FIFOTRIG_RXLVL_DEFAULT
6.41.2.54 SPI_FIFOTRIG_RXLVLENA
6.41.2.55 SPI_FIFOTRIG_TXLVL
6.41.2.56 SPI_FIFOTRIG_TXLVL_DEFAULT
6.41.2.57 SPI_FIFOTRIG_TXLVLENA
6.41.2.58 SPI_INT_BITMASK
6.41.2.59 SPI_INT_MSTIDLE
6.41.2.60 SPI_INT_SSAEN
6.41.2.61 SPI_INT_SSDEN
6.41.2.62 SPI_RXDAT_BITMASK
6.41.2.63 SPI_RXDAT_DATA

CONTENTS xxxiii

	6.41.2.64	SPI_RXDAT_RXSSELN	2/8
	6.41.2.65	SPI_RXDAT_RXSSELN_ACTIVE	278
	6.41.2.66	SPI_RXDAT_SOT	278
	6.41.2.67	SPI_STAT_BITMASK	278
	6.41.2.68	SPI_STAT_EOT	278
	6.41.2.69	SPI_STAT_MSTIDLE	278
	6.41.2.70	SPI_STAT_SSA	278
	6.41.2.71	SPI_STAT_SSD	278
	6.41.2.72	SPI_STAT_STALLED	278
	6.41.2.73	SPI_TXDAT_ASSERT_SSEL	278
	6.41.2.74	SPI_TXDAT_ASSERTNUM_SSEL	278
		SPI_TXDAT_BITMASK	
	6.41.2.76	SPI_TXDAT_CTRLMASK	279
	6.41.2.77	SPI_TXDAT_DATA	279
	6.41.2.78	SPI_TXDAT_DATA	279
	6.41.2.79	SPI_TXDAT_DEASSERT_ALL	279
	6.41.2.80	SPI_TXDAT_DEASSERT_SSEL	279
	6.41.2.81	SPI_TXDAT_DEASSERTNUM_SSEL	279
	6.41.2.82	SPI_TXDAT_EOF	279
	6.41.2.83	SPI_TXDAT_EOT	279
	6.41.2.84	SPI_TXDAT_FLEN	279
	6.41.2.85	SPI_TXDAT_FLENMASK	279
	6.41.2.86	SPI_TXDAT_RXIGNORE	280
6.41.3	Enumerat	tion Type Documentation	280
	6.41.3.1	ROM_SPI_CLOCK_MODE_T	280
	6.41.3.2	SPI_CLOCK_MODE_T	280
6.41.4	Function	Documentation	280
	6.41.4.1	Chip_SPI_ClearCFGRegBits(LPC_SPI_T *pSPI, uint32_t bits)	280
	6.41.4.2	Chip_SPI_ClearFIFOCfg(LPC_SPI_T *pSPI, uint32_t cfg)	281
	6.41.4.3	Chip_SPI_ClearFIFOStatus(LPC_SPI_T *pSPI, uint32_t mask)	281
	6.41.4.4	Chip_SPI_ClearStatus(LPC_SPI_T *pSPI, uint32_t Flag)	281
	6.41.4.5	Chip_SPI_ConfigureSPI(LPC_SPI_T *pSPI, SPI_CFGSETUP_T *pCFG)	282
	6.41.4.6	Chip_SPI_DeInit(LPC_SPI_T *pSPI)	283
	6.41.4.7	Chip_SPI_Disable(LPC_SPI_T *pSPI)	283
	6.41.4.8	Chip_SPI_DisableFIFOInts(LPC_SPI_T *pSPI, uint32_t intMask)	283
	6.41.4.9	Chip_SPI_DisableInts(LPC_SPI_T *pSPI, uint32_t intMask)	283
	6.41.4.10	Chip_SPI_Enable(LPC_SPI_T *pSPI)	284
	6.41.4.11	Chip_SPI_EnableFIFOInts(LPC_SPI_T *pSPI, uint32_t intMask)	284
	6.41.4.12	Chip_SPI_EnableInts(LPC_SPI_T *pSPI, uint32_t intMask)	284
	6.41.4.13	Chip_SPI_EnableLSBFirst(LPC_SPI_T *pSPI)	284

CONTENTS

	6.41.4.14	Chip_SPI_EnableMSBFirst(LPC_SPI_T *pSPI)	285
	6.41.4.15	Chip_SPI_EnableSlaveMode(LPC_SPI_T *pSPI)	285
	6.41.4.16	Chip_SPI_FlushFifos(LPC_SPI_T *pSPI)	285
	6.41.4.17	Chip_SPI_GetEnabledInts(LPC_SPI_T *pSPI)	285
	6.41.4.18	Chip_SPI_GetFIFOEnabledInts(LPC_SPI_T *pSPI)	286
	6.41.4.19	Chip_SPI_GetFIFOPendingInts(LPC_SPI_T *pSPI)	286
	6.41.4.20	Chip_SPI_GetFIFOStatus(LPC_SPI_T *pSPI)	286
	6.41.4.21	Chip_SPI_GetFIFOTrigLevel(LPC_SPI_T *pSPI)	287
	6.41.4.22	? Chip_SPI_GetPendingInts(LPC_SPI_T *pSPI)	288
	6.41.4.23	Chip_SPI_GetStatus(LPC_SPI_T *pSPI)	288
	6.41.4.24	Chip_SPI_Init(LPC_SPI_T *pSPI)	288
	6.41.4.25	Chip_SPI_ReadRawRXFifo(LPC_SPI_T *pSPI)	288
	6.41.4.26	Chip_SPI_ReadRXData(LPC_SPI_T *pSPI)	289
	6.41.4.27	Chip_SPI_SetCFGRegBits(LPC_SPI_T *pSPI, uint32_t bits)	289
	6.41.4.28	Chip_SPI_SetCSPolHigh(LPC_SPI_T *pSPI, uint8_t csNum)	289
	6.41.4.29	Chip_SPI_SetCSPolLow(LPC_SPI_T *pSPI, uint8_t csNum)	290
	6.41.4.30	Chip_SPI_SetFIFOCfg(LPC_SPI_T *pSPI, uint32_t cfg)	290
	6.41.4.31	Chip_SPI_SetFIFOTrigLevel(LPC_SPI_T *pSPI, uint8_t tx_lvl, uint8_t rx_lvl)	290
	6.41.4.32	? Chip_SPI_SetSPIMode(LPC_SPI_T *pSPI, SPI_CLOCK_MODE_T mode)	291
	6.41.4.33	Chip_SPI_SetTXCTRLData(LPC_SPI_T *pSPI, uint16_t ctrl, uint16_t data)	291
	6.41.4.34	Chip_SPI_WriteFIFO(LPC_SPI_T *pSPI, uint32_t data)	291
	6.41.4.35	Chip_SPI_WriteTXData(LPC_SPI_T *pSPI, uint16_t data)	292
6.42 CHIP:	LPC5411X	SPI master driver	294
6.42.1	Detailed	Description	294
6.42.2	Macro De	efinition Documentation	295
	6.42.2.1	SPIM_XFER_OPT_DMA	295
	6.42.2.2	SPIM_XFER_OPT_FRAME_ASSERT	295
	6.42.2.3	SPIM_XFER_OPT_FRAME_DLY	295
6.42.3	Enumera	tion Type Documentation	295
	6.42.3.1	SPIM_EVENT_T	295
	6.42.3.2	SPIM_XFER_STATE_T	295
6.42.4	Function	Documentation	295
	6.42.4.1	Chip_SPIM_DelayConfig(LPC_SPI_T *pSPI, SPIM_DELAY_CONFIG_T *pConfig	)295
	6.42.4.2	Chip_SPIM_DisableLoopBack(LPC_SPI_T *pSPI)	296
	6.42.4.3	Chip_SPIM_EnableLoopBack(LPC_SPI_T *pSPI)	296
	6.42.4.4	Chip_SPIM_ForceEndOfTransfer(LPC_SPI_T *pSPI)	296
	6.42.4.5	Chip_SPIM_GetClockRate(LPC_SPI_T *pSPI)	297
	6.42.4.6	Chip_SPIM_SetClockRate(LPC_SPI_T *pSPI, uint32_t rate)	297
	6.42.4.7	Chip_SPIM_Xfer(LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)	297
	6.42.4.8	Chip_SPIM_XferBlocking(LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)	298

CONTENTS XXXV

		6.42.4.9	Chip_SPIM_XferFIFO(LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)	298
		6.42.4.10	Chip_SPIM_XferHandler(LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)	299
6.43	CHIP: I	_PC5411X \$	SPI slave driver	300
	6.43.1	Detailed D	escription	300
	6.43.2	Enumeration	on Type Documentation	300
		6.43.2.1	SPIS_EVENT_T	300
	6.43.3	Function D	Occumentation	300
		6.43.3.1	Chip_SPIS_DisableInts(LPC_SPI_T *pSPI)	300
		6.43.3.2	Chip_SPIS_EnableInts(LPC_SPI_T *pSPI)	301
		6.43.3.3	Chip_SPIS_Init(LPC_SPI_T *pSPI)	301
		6.43.3.4	Chip_SPIS_LoadFIFO(LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)	301
		6.43.3.5	Chip_SPIS_ReadFIFO(LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)	302
		6.43.3.6	Chip_SPIS_XferHandler(LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)	302
6.44	CHIP: I	_PC5411X \$	State Configurable Timer PWM driver	303
	6.44.1	Detailed D	escription	303
	6.44.2	Function D	Occumentation	303
		6.44.2.1	Chip_SCTPWM_GetDutyCycle(LPC_SCT_T *pSCT, uint8_t index)	303
		6.44.2.2	Chip_SCTPWM_GetTicksPerCycle(LPC_SCT_T *pSCT)	303
		6.44.2.3	Chip_SCTPWM_Init(LPC_SCT_T *pSCT)	304
		6.44.2.4	Chip_SCTPWM_PercentageToTicks(LPC_SCT_T *pSCT, uint8_t percent)	304
		6.44.2.5	Chip_SCTPWM_SetDutyCycle(LPC_SCT_T *pSCT, uint8_t index, uint32_t ticks)	304
		6.44.2.6	Chip_SCTPWM_SetOutPin(LPC_SCT_T *pSCT, uint8_t index, uint8_t pin)	305
		6.44.2.7	Chip_SCTPWM_SetRate(LPC_SCT_T *pSCT, uint32_t freq)	305
		6.44.2.8	Chip_SCTPWM_Start(LPC_SCT_T *pSCT)	305
		6.44.2.9	Chip_SCTPWM_Stop(LPC_SCT_T *pSCT)	306
6.45	CHIP: I	_PC5411X \$	State Configurable Timer driver	307
	6.45.1	Detailed D	escription	307
	6.45.2	Macro Def	inition Documentation	309
		6.45.2.1	CONFIG_SCT_nEV	309
		6.45.2.2	CONFIG_SCT_nIN	310
		6.45.2.3	CONFIG_SCT_nOU	310
		6.45.2.4	CONFIG_SCT_nRG	310
		6.45.2.5	COUNTUP_TO	310
		6.45.2.6	COUNTUP_TO	310
		6.45.2.7	COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZERO	310
		6.45.2.8	COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZERO	310
		6.45.2.9	SCT_CONFIG_16BIT_COUNTER	310
			SCT_CONFIG_32BIT_COUNTER	
			SCT_CONFIG_AUTOLIMIT_H	
		6.45.2.12	SCT_CONFIG_AUTOLIMIT_L	311

xxxvi CONTENTS

6.45.2.13 SCT_CONFIG_AUTOLIMIT_U
6.45.2.14 SCT_CONFIG_CKSEL_FALLING_IN_0
6.45.2.15 SCT_CONFIG_CKSEL_FALLING_IN_1
6.45.2.16 SCT_CONFIG_CKSEL_FALLING_IN_2
6.45.2.17 SCT_CONFIG_CKSEL_FALLING_IN_3
6.45.2.18 SCT_CONFIG_CKSEL_FALLING_IN_4
6.45.2.19 SCT_CONFIG_CKSEL_FALLING_IN_5
6.45.2.20 SCT_CONFIG_CKSEL_FALLING_IN_6
6.45.2.21 SCT_CONFIG_CKSEL_FALLING_IN_7
6.45.2.22 SCT_CONFIG_CKSEL_RISING_IN_0
6.45.2.23 SCT_CONFIG_CKSEL_RISING_IN_1
6.45.2.24 SCT_CONFIG_CKSEL_RISING_IN_2
6.45.2.25 SCT_CONFIG_CKSEL_RISING_IN_3
6.45.2.26 SCT_CONFIG_CKSEL_RISING_IN_4
6.45.2.27 SCT_CONFIG_CKSEL_RISING_IN_5
6.45.2.28 SCT_CONFIG_CKSEL_RISING_IN_6
6.45.2.29 SCT_CONFIG_CKSEL_RISING_IN_7
6.45.2.30 SCT_CONFIG_CLKMODE_BUSCLK
6.45.2.31 SCT_CONFIG_CLKMODE_INCLK
6.45.2.32 SCT_CONFIG_CLKMODE_INEDGECLK
6.45.2.33 SCT_CONFIG_CLKMODE_PRESCALED_SCT_INPUT
6.45.2.34 SCT_CONFIG_CLKMODE_PRESCALED_SYSCLK
6.45.2.35 SCT_CONFIG_CLKMODE_SCT_INPUT
6.45.2.36 SCT_CONFIG_CLKMODE_SCTCLK
6.45.2.37 SCT_CONFIG_CLKMODE_SYSCLK
6.45.2.38 SCT_CONFIG_NORELOADH
6.45.2.39 SCT_CONFIG_NORELOADL_U
6.45.2.40 SCT_CTRL_BIDIR_H
6.45.2.41 SCT_CTRL_BIDIR_L
6.45.2.42 SCT_CTRL_CLRCTR_H
6.45.2.43 SCT_CTRL_CLRCTR_L
6.45.2.44 SCT_CTRL_HALT_H
6.45.2.45 SCT_CTRL_HALT_L
6.45.2.46 SCT_CTRL_PRE_H
6.45.2.47 SCT_CTRL_PRE_L
6.45.2.48 SCT_CTRL_STOP_H
6.45.2.49 SCT_CTRL_STOP_L
6.45.2.50 SCT_EV_CTRL_COMBMODE_AND
6.45.2.51 SCT_EV_CTRL_COMBMODE_IO
6.45.2.52 SCT_EV_CTRL_COMBMODE_MATCH

CONTENTS xxxvii

	6.45.2.53	SCT_EV_CTRL_COMBMODE_OR	315
	6.45.2.54	SCT_EV_CTRL_DIRECTION_DOWN	315
	6.45.2.55	SCT_EV_CTRL_DIRECTION_INDEPENDENT	315
	6.45.2.56	SCT_EV_CTRL_DIRECTION_UP	315
	6.45.2.57	SCT_EV_CTRL_HEVENT_H	315
	6.45.2.58	SCT_EV_CTRL_HEVENT_L	315
	6.45.2.59	SCT_EV_CTRL_IOCOND_FALL	315
	6.45.2.60	SCT_EV_CTRL_IOCOND_HIGH	315
	6.45.2.61	SCT_EV_CTRL_IOCOND_LOW	315
	6.45.2.62	SCT_EV_CTRL_IOCOND_RISE	315
	6.45.2.63	SCT_EV_CTRL_IOSEL	315
	6.45.2.64	SCT_EV_CTRL_MATCHMEM	315
	6.45.2.65	SCT_EV_CTRL_MATCHSEL	316
	6.45.2.66	SCT_EV_CTRL_OUTSEL_INPUT	316
	6.45.2.67	SCT_EV_CTRL_OUTSEL_OUTPUT	316
	6.45.2.68	SCT_EV_CTRL_STATELD	316
	6.45.2.69	SCT_EV_CTRL_STATEV	316
	6.45.2.70	SCT_RES_CLEAR_OUTPUT	316
	6.45.2.71	SCT_RES_NOCHANGE	316
	6.45.2.72	SCT_RES_SET_OUTPUT	316
	6.45.2.73	SCT_RES_TOGGLE_OUTPUT	316
6.45.3	Enumerat	ion Type Documentation	316
	6.45.3.1	CHIP_SCT_EVENT_T	316
	6.45.3.2	CHIP_SCT_MATCH_REG_T	317
6.45.4	Function I	Documentation	317
	6.45.4.1	Chip_SCT_ClearControl(LPC_SCT_T *pSCT, uint32_t value)	317
	6.45.4.2	Chip_SCT_ClearEventFlag(LPC_SCT_T *pSCT, CHIP_SCT_EVENT_T evt)	318
	6.45.4.3	Chip_SCT_Config(LPC_SCT_T *pSCT, uint32_t cfg)	318
	6.45.4.4	Chip_SCT_DeInit(LPC_SCT_T *pSCT)	318
	6.45.4.5	Chip_SCT_DisableEventInt(LPC_SCT_T *pSCT, CHIP_SCT_EVENT_T evt)	318
	6.45.4.6	Chip_SCT_EnableEventInt(LPC_SCT_T *pSCT, CHIP_SCT_EVENT_T evt)	319
	6.45.4.7	Chip_SCT_EventControl(LPC_SCT_T *pSCT, uint32_t event_number, uint32_   t value)	319
	6.45.4.8	$\label{lem:cont_scale}  \begin{tabular}{ll} Chip\_SCT\_EventStateMask(LPC\_SCT\_T & *pSCT, & uint32\_t & event\_number, \\ uint32\_t & event\_state\_mask) & . & . & . & . & . & . & . & . & . & $	319
	6.45.4.9	Chip_SCT_Init(LPC_SCT_T *pSCT)	320
	6.45.4.10	Chip_SCT_Limit(LPC_SCT_T *pSCT, uint32_t value)	321
	6.45.4.11	$Chip\_SCT\_SetCIrControl(LPC\_SCT\_T *pSCT, uint 32\_t \ value, Functional State \ engineering the state of the $	)321
	6.45.4.12	$\label{lem:chip_SCT_SetConflictResolution} Chip\_SCT\_SetConflictResolution(LPC\_SCT\_T *pSCT, uint8\_t outnum, uint8\_ \leftarrow t \ value) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	321
	6.45.4.13	Chip_SCT_SetControl(LPC_SCT_T *pSCT, uint32_t value)	322

xxxviii CONTENTS

6.45.4.14 Chip_SCT_SetCount(LPC_SCT_T *pSCT, uint32_t count)	322
6.45.4.15 Chip_SCT_SetCountH(LPC_SCT_T *pSCT, uint16_t count)	322
6.45.4.16 Chip_SCT_SetCountL(LPC_SCT_T *pSCT, uint16_t count)	322
6.45.4.17 Chip_SCT_SetMatchCount(LPC_SCT_T *pSCT, CHIP_SCT_MATCH_REG_← T n, uint32_t value)	323
6.45.4.18 Chip_SCT_SetMatchReload(LPC_SCT_T *pSCT, CHIP_SCT_MATCH_REG_ ← T n, uint32_t value)	323
6.46 CHIP: LPC5411X System and Control Driver	
6.46.1 Detailed Description	
6.46.2 Macro Definition Documentation	
6.46.2.1 SYSCON_AUTOCGOR_MASK	326
6.46.2.2 SYSCON_AUTOCGOR_RAM0X	
6.46.2.3 SYSCON AUTOCGOR RAM1	
6.46.2.4 SYSCON_AUTOCGOR_RAM2	327
6.46.2.5 SYSCON_FROCTRL_HSPDCLK	
6.46.2.6 SYSCON_FROCTRL_MASK	327
6.46.2.7 SYSCON_FROCTRL_SEL96MHZ	327
6.46.2.8 SYSCON_FROCTRL_USBCLKADJ	327
6.46.2.9 SYSCON_FROCTRL_USBMODCHG	327
6.46.2.10 SYSCON_FROCTRL_WRTRIM	327
6.46.2.11 SYSCON_NMISRC_M0_ENABLE	328
6.46.2.12 SYSCON_NMISRC_M4_ENABLE	328
6.46.2.13 SYSCON_PDRUNCFG_LP_VDDFLASH	328
6.46.2.14 SYSCON_PDRUNCFG_PD_ADC0	328
6.46.2.15 SYSCON_PDRUNCFG_PD_BOD_INTR	328
6.46.2.16 SYSCON_PDRUNCFG_PD_BOD_RST	328
6.46.2.17 SYSCON_PDRUNCFG_PD_FLASH	328
6.46.2.18 SYSCON_PDRUNCFG_PD_FRO	328
6.46.2.19 SYSCON_PDRUNCFG_PD_ROM	328
6.46.2.20 SYSCON_PDRUNCFG_PD_SRAM0	329
6.46.2.21 SYSCON_PDRUNCFG_PD_SRAM1	329
6.46.2.22 SYSCON_PDRUNCFG_PD_SRAM2	329
6.46.2.23 SYSCON_PDRUNCFG_PD_SRAMX	329
6.46.2.24 SYSCON_PDRUNCFG_PD_SYS_PLL	329
6.46.2.25 SYSCON_PDRUNCFG_PD_TS	329
6.46.2.26 SYSCON_PDRUNCFG_PD_USB_PHY	329
6.46.2.27 SYSCON_PDRUNCFG_PD_VDDA_ENA	329
6.46.2.28 SYSCON_PDRUNCFG_PD_VDDFLASH	329
6.46.2.29 SYSCON_PDRUNCFG_PD_VDDHV_ENA	330
6.46.2.30 SYSCON_PDRUNCFG_PD_VREFP	330

CONTENTS xxxix

		6.46.2.31 SYSCON_PDRUNCFG_PD_WDT_OSC	330
		6.46.2.32 SYSCON_RST_BOD	330
		6.46.2.33 SYSCON_RST_EXTRST	330
		6.46.2.34 SYSCON_RST_POR	330
		6.46.2.35 SYSCON_RST_SYSRST	330
		6.46.2.36 SYSCON_RST_WDT	330
	6.46.3	Enumeration Type Documentation	330
		6.46.3.1 CHIP_SYSCON_BOOT_MODE_REMAP_T	330
		6.46.3.2 CHIP_SYSCON_PERIPH_RESET_T	331
		6.46.3.3 CHIP_SYSCON_WAKEUP_T	332
		6.46.3.4 SYSCON_FLASHTIM_T	333
	6.46.4	Function Documentation	333
		6.46.4.1 Chip_SYSCON_ClearSystemRSTStatus(uint32_t reset)	333
		6.46.4.2 Chip_SYSCON_DisableAutoClocking(uint32_t mask)	333
		6.46.4.3 Chip_SYSCON_DisableNMISource(void)	334
		6.46.4.4 Chip_SYSCON_DisableWakeup(CHIP_SYSCON_WAKEUP_T periphId)	334
		6.46.4.5 Chip_SYSCON_Enable_ASYNC_Syscon(bool enable)	334
		6.46.4.6 Chip_SYSCON_EnableAutoClocking(uint32_t mask)	334
		6.46.4.7 Chip_SYSCON_EnableNMISource(void)	335
		6.46.4.8 Chip_SYSCON_EnableWakeup(CHIP_SYSCON_WAKEUP_T periphId)	335
		6.46.4.9 Chip_SYSCON_GetCompFreqMeas(uint32_t refClockRate)	335
		6.46.4.10 Chip_SYSCON_GetDeviceID(void)	335
		6.46.4.11 Chip_SYSCON_GetMemoryMap(void)	335
		6.46.4.12 Chip_SYSCON_GetPORPIOStatus(uint8_t port)	336
		6.46.4.13 Chip_SYSCON_GetPowerStates(void)	337
		6.46.4.14 Chip_SYSCON_GetRawFreqMeasCapval(void)	337
		6.46.4.15 Chip_SYSCON_GetResetPIOStatus(uint8_t port)	337
		6.46.4.16 Chip_SYSCON_GetSystemRSTStatus(void)	338
		6.46.4.17 Chip_SYSCON_IsFreqMeasComplete(void)	338
		6.46.4.18 Chip_SYSCON_Map(CHIP_SYSCON_BOOT_MODE_REMAP_T remap)	338
		6.46.4.19 Chip_SYSCON_PeriphReset(CHIP_SYSCON_PERIPH_RESET_T periph)	338
		6.46.4.20 Chip_SYSCON_PowerDown(uint32_t powerdownmask)	338
		6.46.4.21 Chip_SYSCON_PowerUp(uint32_t powerupmask)	339
		6.46.4.22 Chip_SYSCON_SetFLASHAccess(SYSCON_FLASHTIM_T clks)	339
		6.46.4.23 Chip_SYSCON_SetNMISource(uint32_t intsrc)	339
		6.46.4.24 Chip_SYSCON_SetSYSTCKCAL(uint32_t sysCalVal)	339
		6.46.4.25 Chip_SYSCON_SetUSARTFRGCtrl(uint8_t fmul, uint8_t fdiv)	340
		6.46.4.26 Chip_SYSCON_StartFreqMeas(void)	340
6.47		LPC5411X UART Driver	
	6.47.1	Detailed Description	341

6.47.2	Macro De	efinition Documentation	. 344
	6.47.2.1	ECHO_DIS	. 344
	6.47.2.2	ECHO_EN	. 344
	6.47.2.3	UART_CFG_AUTOADDR	. 344
	6.47.2.4	UART_CFG_BITMASK	. 345
	6.47.2.5	UART_CFG_CLKPOL	. 345
	6.47.2.6	UART_CFG_CTSEN	. 345
	6.47.2.7	UART_CFG_DATALEN_7	. 345
	6.47.2.8	UART_CFG_DATALEN_8	. 345
	6.47.2.9	UART_CFG_DATALEN_9	. 345
	6.47.2.10	UART_CFG_ENABLE	. 345
	6.47.2.11	UART_CFG_IOMODE	. 345
	6.47.2.12	QUART_CFG_LINMODE	. 345
	6.47.2.13	BUART_CFG_LOOP	. 346
	6.47.2.14	UART_CFG_MODE32K	. 346
	6.47.2.15	UART_CFG_OEPOL	. 346
	6.47.2.16	UART_CFG_OESEL	. 346
	6.47.2.17	UART_CFG_OETA	. 346
	6.47.2.18	BUART_CFG_PARITY_EVEN	. 346
	6.47.2.19	UART_CFG_PARITY_NONE	. 346
	6.47.2.20	UART_CFG_PARITY_ODD	. 346
	6.47.2.21	UART_CFG_RXPOL	. 346
	6.47.2.22	UART_CFG_STOPLEN_1	. 347
	6.47.2.23	BUART_CFG_STOPLEN_2	. 347
	6.47.2.24	UART_CFG_SYNCEN	. 347
	6.47.2.25	UART_CFG_SYNCMST	. 347
	6.47.2.26	GUART_CFG_TXPOL	. 347
	6.47.2.27	UART_CTRL_ADDRDET	. 347
	6.47.2.28	BUART_CTRL_AUTOBAUD	. 347
	6.47.2.29	UART_CTRL_CC	. 347
	6.47.2.30	UART_CTRL_CLRCCONRX	. 347
	6.47.2.31	UART_CTRL_TXBRKEN	. 348
	6.47.2.32	QUART_CTRL_TXDIS	. 348
	6.47.2.33	BUART_FIFO_DEPTH	. 348
	6.47.2.34	UART_FIFOCFG_BITMASK	. 348
	6.47.2.35	UART_FIFOCFG_DMARX	. 348
	6.47.2.36	UART_FIFOCFG_DMATX	. 348
	6.47.2.37	UART_FIFOCFG_EMPTYRX	. 348
	6.47.2.38	B UART_FIFOCFG_EMPTYTX	. 348
	6.47.2.39	UART_FIFOCFG_ENABLERX	. 348

CONTENTS xli

6.47.2.40 UART_FIFOCFG_ENABLETX
6.47.2.41 UART_FIFOCFG_WAKERX
6.47.2.42 UART_FIFOCFG_WAKETX
6.47.2.43 UART_FIFOINT_BITMASK
6.47.2.44 UART_FIFOINT_PERINT
6.47.2.45 UART_FIFOINT_RXERR
6.47.2.46 UART_FIFOINT_RXLVL
6.47.2.47 UART_FIFOINT_TXERR
6.47.2.48 UART_FIFOINT_TXLVL
6.47.2.49 UART_FIFOSTAT_BITMASK
6.47.2.50 UART_FIFOSTAT_PERIPH
6.47.2.51 UART_FIFOSTAT_RXERR
6.47.2.52 UART_FIFOSTAT_RXFULL
6.47.2.53 UART_FIFOSTAT_RXLVL
6.47.2.54 UART_FIFOSTAT_RXNOTEMPTY
6.47.2.55 UART_FIFOSTAT_TXEMPTY
6.47.2.56 UART_FIFOSTAT_TXERR
6.47.2.57 UART_FIFOSTAT_TXLVL
6.47.2.58 UART_FIFOSTAT_TXNOTFULL
6.47.2.59 UART_FIFOTRIG_BITMASK
6.47.2.60 UART_FIFOTRIG_RXLVL
6.47.2.61 UART_FIFOTRIG_RXLVLENA
6.47.2.62 UART_FIFOTRIG_TXLVL
6.47.2.63 UART_FIFOTRIG_TXLVLENA
6.47.2.64 UART_INT_ABERR
6.47.2.65 UART_INT_DELTACTS
6.47.2.66 UART_INT_DELTARXBRK
6.47.2.67 UART_INT_FRAMERR
6.47.2.68 UART_INT_PARITYERR
6.47.2.69 UART_INT_RXNOISE
6.47.2.70 UART_INT_START
6.47.2.71 UART_INT_TXDIS
6.47.2.72 UART_INT_TXIDLE
6.47.2.73 UART_STAT_ABERR
6.47.2.74 UART_STAT_CTS
6.47.2.75 UART_STAT_DELTACTS
6.47.2.76 UART_STAT_DELTARXBRK
6.47.2.77 UART_STAT_FRM_ERRINT
6.47.2.78 UART_STAT_PAR_ERRINT
6.47.2.79 UART_STAT_RXBRK

XIII CONTENTS

	6.47.2.80	UART_STAT_RXIDLE	353
	6.47.2.81	UART_STAT_RXNOISEINT	353
	6.47.2.82	UART_STAT_START	353
	6.47.2.83	UART_STAT_TXDISINT	353
	6.47.2.84	UART_STAT_TXIDLE	353
6.47.3	Function I	Documentation	353
	6.47.3.1	Chip_UART_AutoBaud(LPC_USART_T *pUART)	353
	6.47.3.2	Chip_UART_ClearFIFOCfg(LPC_USART_T *pUART, uint32_t cfg)	354
	6.47.3.3	$\label{lem:chip_uart_clear} Chip\_UART\_ClearFIFOStatus(LPC\_USART\_T *pUART, uint32\_t mask)  .  .  .$	354
	6.47.3.4	$Chip\_UART\_ClearStatus(LPC\_USART\_T *pUART, uint32\_t \; stsMask) \; . \; . \; . \; . \; .$	354
	6.47.3.5	$Chip\_UART\_ConfigData(LPC\_USART\_T *pUART, uint32\_t config) ~~.~.~.~.$	355
	6.47.3.6	Chip_UART_ConfigDMA(LPC_USART_T *pUART)	356
	6.47.3.7	Chip_UART_DeInit(LPC_USART_T *pUART)	356
	6.47.3.8	Chip_UART_Disable(LPC_USART_T *pUART)	356
	6.47.3.9	$\label{lem:chip_uart_discrete} Chip\_UART\_DisableFIFOInts(LPC\_USART\_T *pUART, uint32\_t intMask) \; . \; . \; .$	357
	6.47.3.10	Chip_UART_Enable(LPC_USART_T *pUART)	358
	6.47.3.11	$Chip\_UART\_EnableFIFOInts(LPC\_USART\_T *pUART, uint32\_t intMask) \ . \ . \ .$	358
	6.47.3.12	Chip_UART_FlushFIFOs(LPC_USART_T *pUART)	358
	6.47.3.13	Chip_UART_GetFIFOEnabledInts(LPC_USART_T *pUART)	358
	6.47.3.14	$\label{local_continuity} Chip\_UART\_GetFIFOP endingInts (LPC\_USART\_T *pUART) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	359
	6.47.3.15	Chip_UART_GetFIFOStatus(LPC_USART_T *pUART)	359
	6.47.3.16	Chip_UART_GetIntsEnabled(LPC_USART_T *pUART)	359
	6.47.3.17	Chip_UART_GetIntStatus(LPC_USART_T *pUART)	360
	6.47.3.18	Chip_UART_GetStatus(LPC_USART_T *pUART)	361
	6.47.3.19	Chip_UART_Init(LPC_USART_T *pUART)	361
	6.47.3.20	Chip_UART_IntDisable(LPC_USART_T *pUART, uint32_t intMask)	361
	6.47.3.21	Chip_UART_IntEnable(LPC_USART_T *pUART, uint32_t intMask)	362
	6.47.3.22	Chip_UART_IRQHandlerDMA(LPC_USART_T *pUART, UART_STATISTICS↔ _T *statistics)	362
	6.47.3.23	$\label{local-condition}                                    $	362
	6.47.3.24	Chip_UART_Read(LPC_USART_T *pUART, void *data, int numBytes)	363
	6.47.3.25	Chip_UART_ReadBlocking(LPC_USART_T *pUART, void *data, int numBytes)	363
	6.47.3.26	Chip_UART_ReadByte(LPC_USART_T *pUART)	364
	6.47.3.27	Chip_UART_ReadRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, void *data, int bytes)	365
	6.47.3.28	$\label{lem:chip_uart_rx} \mbox{Chip\_uart\_rxIntHandlerRB(LPC\_usart\_t*puart, RINGBuff\_t*prb}  .$	365
	6.47.3.29	Chip_UART_Send(LPC_USART_T *pUART, const void *data, int numBytes)	365
	6.47.3.30	Chip_UART_SendBlocking(LPC_USART_T *pUART, const void *data, int num ↔ Bytes)	366
	6.47.3.31	Chip_UART_SendByte(LPC_USART_T *pUART, uint8_t data)	366

CONTENTS xliii

			Chip_UART_SendRB(LPC_USART_T *pUART, RINGBUFF_T *pRB, const void *data, int count)	36
		6.47.3.33	Chip_UART_SetBaud(LPC_USART_T *pUART, uint32_t baudrate)	36
		6.47.3.34	Chip_UART_SetFIFOCfg(LPC_USART_T *pUART, uint32_t cfg)	36
			Chip_UART_SetFIFOTrigLevel(LPC_USART_T *pUART, uint8_t tx_lvl, uint8_ trx_lvl)	36
		6.47.3.36	Chip_UART_TXDisable(LPC_USART_T *pUART)	36
			Chip_UART_TXEnable(LPC_USART_T *pUART)	
			Chip_UART_TXIntHandlerRB(LPC_USART_T *pUART, RINGBUFF_T *pRB) .	
6.48	CHIP:	LPC5411X	Windowed Watchdog driver	37
	6.48.1	Detailed D	Description	37
	6.48.2	Macro De	inition Documentation	37
		6.48.2.1	WWDT_WDMOD_BITMASK	37
		6.48.2.2	WWDT_WDMOD_LOCK	37
		6.48.2.3	WWDT_WDMOD_WDEN	37
		6.48.2.4	WWDT_WDMOD_WDINT	37
		6.48.2.5	WWDT_WDMOD_WDPROTECT	37
		6.48.2.6	WWDT_WDMOD_WDRESET	37
		6.48.2.7	WWDT_WDMOD_WDTOF	37
	6.48.3	Function [	Documentation	37
		6.48.3.1	Chip_WWDT_ClearStatusFlag(LPC_WWDT_T *pWWDT, uint32_t status)	37
		6.48.3.2	Chip_WWDT_DeInit(LPC_WWDT_T *pWWDT)	37
		6.48.3.3	Chip_WWDT_Feed(LPC_WWDT_T *pWWDT)	37
		6.48.3.4	Chip_WWDT_GetCurrentCount(LPC_WWDT_T *pWWDT)	37
		6.48.3.5	Chip_WWDT_GetStatus(LPC_WWDT_T *pWWDT)	37
		6.48.3.6	Chip_WWDT_GetWarning(LPC_WWDT_T *pWWDT)	37
		6.48.3.7	Chip_WWDT_GetWindow(LPC_WWDT_T *pWWDT)	37
		6.48.3.8	Chip_WWDT_Init(LPC_WWDT_T *pWWDT)	37
		6.48.3.9	Chip_WWDT_SetOption(LPC_WWDT_T *pWWDT, uint32_t options)	37
		6.48.3.10	Chip_WWDT_SetTimeOut(LPC_WWDT_T *pWWDT, uint32_t timeout)	37
		6.48.3.11	Chip_WWDT_SetWarning(LPC_WWDT_T *pWWDT, uint32_t timeout)	37
		6.48.3.12	Chip_WWDT_SetWindow(LPC_WWDT_T *pWWDT, uint32_t timeout)	37
		6.48.3.13	Chip_WWDT_Start(LPC_WWDT_T *pWWDT)	37
		6.48.3.14	Chip_WWDT_UnsetOption(LPC_WWDT_T *pWWDT, uint32_t options)	37
6.49	CHIP:	LPC5411X	flexcomm API	37
	6.49.1	Detailed D	Description	37
	6.49.2	Macro De	finition Documentation	37
		6.49.2.1	ERR_FLEXCOMM_FUNCNOTSUPPORTED	37
		6.49.2.2	ERR_FLEXCOMM_INVALIDBASE	37
		6.49.2.3	ERR_FLEXCOMM_NOTFREE	37

XIIV CONTENTS

		6.49.2.4 FLEXCOMM_	_ID_I2C	 379
		6.49.2.5 FLEXCOMM_	_ID_I2\$	 379
		6.49.2.6 FLEXCOMM_	_ID_SPI	 379
		6.49.2.7 FLEXCOMM_	_ID_USART	 379
		6.49.2.8 FLEXCOMM_	LOCK	 379
		6.49.2.9 FLEXCOMM_	_PSEL_OFFSET	 379
	6.49.3	Typedef Documentation		 380
		6.49.3.1 LPC_FLEXC	OMM_T	 380
	6.49.4	Enumeration Type Docu	umentation	 380
		6.49.4.1 FLEXCOMM_	_PERIPH_T	 380
	6.49.5	Function Documentation	n	 380
		6.49.5.1 Chip_FLEXC	OMM_DeInit(LPC_FLEXCOMM_T *pFCOMM)	 380
		6.49.5.2 Chip_FLEXC	OMM_GetFunc(LPC_FLEXCOMM_T *pFCOMM)	 380
		6.49.5.3 Chip_FLEXC	OMM_GetIndex(LPC_FLEXCOMM_T *pFCOMM)	 381
		• —	OMM_Init(LPC_FLEXCOMM_T *pFCOMM, FLEXCOMM_PER	382
		6.49.5.5 Chip_FLEXC	OMM_IsLocked(LPC_FLEXCOMM_T *pFCOMM)	 382
		6.49.5.6 Chip_FLEXC	OMM_Lock(LPC_FLEXCOMM_T *pFCOMM)	 382
		• —	OMM_SetPeriph(LPC_FLEXCOMM_T *pFCOMM, FLEXCOMM eriph, int lock)	383
6.50	CHIP: I	PC5411X support functi	ions	 385
	6.50.1	Detailed Description .		 385
	6.50.2	Function Documentation	n	 385
		6.50.2.1 Chip_SetupE	xtInClocking(uint32_t iFreq)	 385
		6.50.2.2 Chip_SetupFl	ROClocking(uint32_t iFreq)	 385
		6.50.2.3 Chip_SetupIre	cClocking(uint32_t iFreq)	 386
		6.50.2.4 Chip_System	Init(void)	 386
		6.50.2.5 Chip_USB_In	nit(void)	 386
		6.50.2.6 Chip_USB_Tr	rimOff(int enable)	 386
		6.50.2.7 SystemCoreC	ClockUpdate(void)	 387
	6.50.3	Variable Documentation	1	 387
		6.50.3.1 SystemCoreC	Clock	 387
6.51	CHIP: I	PC5411x Chip driver bu	illd time options	 388
	6.51.1	Detailed Description .		 388
	6.51.2	Variable Documentation	1	 388
		6.51.2.1 ExtClockIn .		 388
6.52	CHIP: I	PC5411x I2C driver		 389
	6.52.1	Detailed Description .		 389
	6.52.2	Macro Definition Docum	nentation	 393
		6.52.2.1 I2C_CFG_MA	ASK	 393

CONTENTS xiv

6.52.2.2 I2C_CFG_MASK	393
6.52.2.3 I2C_CFG_MONCLKSTR	393
6.52.2.4 I2C_CFG_MONCLKSTR	393
6.52.2.5 I2C_CFG_MONEN	393
6.52.2.6 I2C_CFG_MONEN	393
6.52.2.7 I2C_CFG_MSTEN	393
6.52.2.8 I2C_CFG_MSTEN	393
6.52.2.9 I2C_CFG_SLVEN	394
6.52.2.10 I2C_CFG_SLVEN	394
6.52.2.11 I2C_CFG_TIMEOUTEN	394
6.52.2.12 I2C_CFG_TIMEOUTEN	394
6.52.2.13 I2C_INTENCLR_EVENTTIMEOUT	394
6.52.2.14 I2C_INTENCLR_EVENTTIMEOUT	394
6.52.2.15 I2C_INTENCLR_MONIDLE	394
6.52.2.16 I2C_INTENCLR_MONIDLE	394
6.52.2.17 I2C_INTENCLR_MONOV	394
6.52.2.18 I2C_INTENCLR_MONOV	395
6.52.2.19 I2C_INTENCLR_MONRDY	395
6.52.2.20 I2C_INTENCLR_MONRDY	395
6.52.2.21 I2C_INTENCLR_MSTPENDING	395
6.52.2.22 I2C_INTENCLR_MSTPENDING	395
6.52.2.23 I2C_INTENCLR_MSTRARBLOSS	395
6.52.2.24 I2C_INTENCLR_MSTRARBLOSS	395
6.52.2.25 I2C_INTENCLR_MSTSTSTPERR	395
6.52.2.26 I2C_INTENCLR_MSTSTSTPERR	395
6.52.2.27 I2C_INTENCLR_SCLTIMEOUT	396
6.52.2.28 I2C_INTENCLR_SCLTIMEOUT	396
6.52.2.29 I2C_INTENCLR_SLVDESEL	396
6.52.2.30 I2C_INTENCLR_SLVDESEL	396
6.52.2.31 I2C_INTENCLR_SLVNOTSTR	396
6.52.2.32 I2C_INTENCLR_SLVNOTSTR	396
6.52.2.33 I2C_INTENCLR_SLVPENDING	396
6.52.2.34 I2C_INTENCLR_SLVPENDING	396
6.52.2.35 I2C_INTENSET_EVENTTIMEOUT	396
6.52.2.36 I2C_INTENSET_EVENTTIMEOUT	397
6.52.2.37 I2C_INTENSET_MONIDLE	
6.52.2.38 I2C_INTENSET_MONIDLE	397
6.52.2.39 I2C_INTENSET_MONOV	397
6.52.2.40 I2C_INTENSET_MONOV	397
6.52.2.41 I2C_INTENSET_MONRDY	397

XIVI

6.52.2.42 I2C_INTENSET_MONRDY
6.52.2.43 I2C_INTENSET_MSTPENDING
6.52.2.44 I2C_INTENSET_MSTPENDING
6.52.2.45 I2C_INTENSET_MSTRARBLOSS
6.52.2.46 I2C_INTENSET_MSTRARBLOSS
6.52.2.47 I2C_INTENSET_MSTSTSTPERR
6.52.2.48 I2C_INTENSET_MSTSTSTPERR
6.52.2.49 I2C_INTENSET_SCLTIMEOUT
6.52.2.50 I2C_INTENSET_SCLTIMEOUT
6.52.2.51 I2C_INTENSET_SLVDESEL
6.52.2.52 I2C_INTENSET_SLVDESEL
6.52.2.53 I2C_INTENSET_SLVNOTSTR
6.52.2.54 I2C_INTENSET_SLVNOTSTR
6.52.2.55 I2C_INTENSET_SLVPENDING
6.52.2.56 I2C_INTENSET_SLVPENDING
6.52.2.57 I2C_INTSTAT_EVENTTIMEOUT
6.52.2.58 I2C_INTSTAT_EVENTTIMEOUT
6.52.2.59 I2C_INTSTAT_MONIDLE
6.52.2.60 I2C_INTSTAT_MONIDLE
6.52.2.61 I2C_INTSTAT_MONOV
6.52.2.62 I2C_INTSTAT_MONOV
6.52.2.63 I2C_INTSTAT_MONRDY
6.52.2.64 I2C_INTSTAT_MONRDY
6.52.2.65 I2C_INTSTAT_MSTPENDING
6.52.2.66 I2C_INTSTAT_MSTPENDING
6.52.2.67 I2C_INTSTAT_MSTRARBLOSS
6.52.2.68 I2C_INTSTAT_MSTRARBLOSS
6.52.2.69 I2C_INTSTAT_MSTSTSTPERR
6.52.2.70 I2C_INTSTAT_MSTSTSTPERR
6.52.2.71 I2C_INTSTAT_SCLTIMEOUT
6.52.2.72 I2C_INTSTAT_SCLTIMEOUT
6.52.2.73 I2C_INTSTAT_SLVDESEL
6.52.2.74 I2C_INTSTAT_SLVDESEL
6.52.2.75 I2C_INTSTAT_SLVNOTSTR
6.52.2.76 I2C_INTSTAT_SLVNOTSTR
6.52.2.77 I2C_INTSTAT_SLVPENDING
6.52.2.78 I2C_INTSTAT_SLVPENDING
6.52.2.79 I2C_MONRXDAT_DATA
6.52.2.80 I2C_MONRXDAT_DATA
6.52.2.81 I2C_MONRXDAT_MONNACK

CONTENTS xIvii

6.52.2.82 I2C_MONRXDAT_MONNACK	402
6.52.2.83 I2C_MONRXDAT_MONRESTART	402
6.52.2.84 I2C_MONRXDAT_MONRESTART	402
6.52.2.85 I2C_MONRXDAT_MONSTART	402
6.52.2.86 I2C_MONRXDAT_MONSTART	402
6.52.2.87 I2C_MSTCTL_MSTCONTINUE	402
6.52.2.88 I2C_MSTCTL_MSTCONTINUE	402
6.52.2.89 I2C_MSTCTL_MSTDMA	402
6.52.2.90 I2C_MSTCTL_MSTDMA	403
6.52.2.91 I2C_MSTCTL_MSTSTART	403
6.52.2.92 I2C_MSTCTL_MSTSTART	403
6.52.2.93 I2C_MSTCTL_MSTSTOP	403
6.52.2.94 I2C_MSTCTL_MSTSTOP	403
6.52.2.95 I2C_MSTDAT_DATAMASK	403
6.52.2.96 I2C_MSTDAT_DATAMASK	403
6.52.2.97 I2C_MSTTIME_MSTSCLHIGH	403
6.52.2.98 I2C_MSTTIME_MSTSCLHIGH	403
6.52.2.99 I2C_MSTTIME_MSTSCLLOW	404
6.52.2.1002C_MSTTIME_MSTSCLLOW	404
6.52.2.101I2C_SLVADR_MASK	404
6.52.2.10 <b>2</b> 2C_SLVADR_MASK	404
6.52.2.1032C_SLVADR_SADISABLE	404
6.52.2.1042C_SLVADR_SADISABLE	404
6.52.2.1052C_SLVADR_SLVADR	404
6.52.2.1062C_SLVADR_SLVADR	404
6.52.2.107/2C_SLVCTL_SLVCONTINUE	404
6.52.2.1082C_SLVCTL_SLVCONTINUE	
6.52.2.1092C_SLVCTL_SLVDMA	
6.52.2.11012C_SLVCTL_SLVDMA	
6.52.2.111I2C_SLVCTL_SLVNACK	
6.52.2.11 <b>2</b> 2C_SLVCTL_SLVNACK	405
6.52.2.11312C_SLVDAT_DATAMASK	
6.52.2.1142C_SLVDAT_DATAMASK	
6.52.2.11512C_SLVQUAL_QUALMODE0	
6.52.2.11@2C_SLVQUAL_QUALMODE0	
6.52.2.11712C_SLVQUAL_SLVQUAL0	
6.52.2.1182C_SLVQUAL_SLVQUAL0	
6.52.2.1192C_STAT_EVENTTIMEOUT	
6.52.2.1202C_STAT_EVENTTIMEOUT	
6.52.2.121I2C_STAT_MONACTIVE	406

xlviii CONTENTS

6.52.2.12212C_STAT_MONACTIVE
6.52.2.1232C_STAT_MONIDLE
6.52.2.1242C_STAT_MONIDLE
6.52.2.1252C_STAT_MONOV
6.52.2.1262C_STAT_MONOV
6.52.2.127I2C_STAT_MONRDY
6.52.2.1282C_STAT_MONRDY
6.52.2.1292C_STAT_MSTCODE_IDLE
6.52.2.130l2C_STAT_MSTCODE_IDLE
6.52.2.131I2C_STAT_MSTCODE_NACKADR
6.52.2.1322C_STAT_MSTCODE_NACKADR
6.52.2.133l2C_STAT_MSTCODE_NACKDAT
6.52.2.1342C_STAT_MSTCODE_NACKDAT
6.52.2.13512C_STAT_MSTCODE_RXREADY
6.52.2.1362C_STAT_MSTCODE_RXREADY
6.52.2.137l2C_STAT_MSTCODE_TXREADY
6.52.2.1382C_STAT_MSTCODE_TXREADY
6.52.2.1392C_STAT_MSTPENDING
6.52.2.1402C_STAT_MSTPENDING
6.52.2.141I2C_STAT_MSTRARBLOSS
6.52.2.1422C_STAT_MSTRARBLOSS
6.52.2.143l2C_STAT_MSTSTATE
6.52.2.1442C_STAT_MSTSTATE
6.52.2.1452C_STAT_MSTSTSTPERR
6.52.2.1462C_STAT_MSTSTSTPERR
6.52.2.147I2C_STAT_SCLTIMEOUT
6.52.2.1482C_STAT_SCLTIMEOUT
6.52.2.1492C_STAT_SLVCODE_ADDR
6.52.2.1502C_STAT_SLVCODE_ADDR
6.52.2.151I2C_STAT_SLVCODE_RX
6.52.2.15212C_STAT_SLVCODE_RX
6.52.2.15312C_STAT_SLVCODE_TX
6.52.2.1542C_STAT_SLVCODE_TX
6.52.2.1592C_STAT_SLVDESEL
6.52.2.15@2C_STAT_SLVDESEL
6.52.2.157I2C_STAT_SLVIDX
6.52.2.1582C_STAT_SLVIDX
6.52.2.1592C_STAT_SLVNOTSTR
6.52.2.1602C_STAT_SLVNOTSTR
6.52.2.161I2C_STAT_SLVPENDING

CONTENTS xlix

		6.52.2.162/2C_STAT_SLVPENDING	1
		6.52.2.163J2C_STAT_SLVSEL	1
		6.52.2.1642C_STAT_SLVSEL	1
		6.52.2.1652C_STAT_SLVSTATE	1
		6.52.2.16612C_STAT_SLVSTATE	1
		6.52.2.167/2C_TIMEOUT_VAL	1
		6.52.2.1682C_TIMEOUT_VAL	1
	6.52.3	Function Documentation	1
		6.52.3.1 Chip_I2C_ClearInt(LPC_I2C_T *pI2C, uint32_t intClr)	1
		6.52.3.2 Chip_I2C_DeInit(LPC_I2C_T *pI2C)	2
		6.52.3.3 Chip_I2C_DisableInt(LPC_I2C_T *pI2C, uint32_t intClr)	2
		6.52.3.4 Chip_I2C_EnableInt(LPC_I2C_T *pI2C, uint32_t intEn)	2
		6.52.3.5 Chip_I2C_GetClockDiv(LPC_I2C_T *pI2C)	2
		6.52.3.6 Chip_I2C_GetPendingInt(LPC_I2C_T *pI2C)	3
		6.52.3.7 Chip_I2C_Init(LPC_I2C_T *pI2C)	3
		6.52.3.8 Chip_I2C_SetClockDiv(LPC_I2C_T *pI2C, uint32_t clkdiv) 41	3
	6.52.4	Variable Documentation	4
		6.52.4.1 CLKDIV	4
		6.52.4.2 INTENCLR	4
		6.52.4.3 INTENSET	4
		6.52.4.4 INTSTAT	4
		6.52.4.5 LPC_I2C_T	4
		6.52.4.6 MONRXDAT	
		6.52.4.7 MSTCTL	
		6.52.4.8 MSTDAT	
		6.52.4.9 MSTTIME	
		6.52.4.10 PID	
		6.52.4.11 PSELID	
		6.52.4.12 RESERVED0	
		6.52.4.13 RESERVED1	
		6.52.4.14 RESERVED2	
		6.52.4.15 SLVADR	
		6.52.4.16 SLVCTL	
		6.52.4.17 SLVDAT	
		6.52.4.18 SLVQUAL0	
		6.52.4.19 STAT	
		6.52.4.20 TIMEOUT	
6.53		RTC tick to (a more) Universal Time conversion functions	
		Detailed Description	
	6.53.2	Macro Definition Documentation	7

		6.53.2.1	TM_DAYOFWEEK	417
		6.53.2.2	TM_YEAR_BASE	417
	6.53.3	Function	Documentation	417
		6.53.3.1	ConvertRtcTime(uint32_t rtcTick, struct tm *pTime)	417
		6.53.3.2	ConvertTimeRtc(struct tm *pTime, uint32_t *rtcTick)	417
6.54	CHIP: 8	Simple ring	buffer implementation	419
	6.54.1	Detailed I	Description	419
	6.54.2	Macro De	efinition Documentation	419
		6.54.2.1	RB_VHEAD	419
		6.54.2.2	RB_VTAIL	419
	6.54.3	Function	Documentation	420
		6.54.3.1	RingBuffer_Flush(RINGBUFF_T *RingBuff)	420
		6.54.3.2	RingBuffer_GetCount(RINGBUFF_T *RingBuff)	420
		6.54.3.3	RingBuffer_GetFree(RINGBUFF_T *RingBuff)	420
		6.54.3.4	RingBuffer_GetSize(RINGBUFF_T *RingBuff)	420
		6.54.3.5	RingBuffer_Init(RINGBUFF_T *RingBuff, void *buffer, int itemSize, int count, void *(*cpyFunc)(void *dst, const void *src, uint32_t len))	421
		6.54.3.6	RingBuffer_Insert(RINGBUFF_T *RingBuff, const void *data)	422
		6.54.3.7	RingBuffer_InsertMult(RINGBUFF_T *RingBuff, const void *data, int num)	422
		6.54.3.8	RingBuffer_IsEmpty(RINGBUFF_T *RingBuff)	422
		6.54.3.9	RingBuffer_IsFull(RINGBUFF_T *RingBuff)	423
		6.54.3.10	RingBuffer_Pop(RINGBUFF_T *RingBuff, void *data)	423
		6.54.3.11	RingBuffer_PopMult(RINGBUFF_T *RingBuff, void *data, int num)	423
6.55	CHIP: 8	Stopwatch	primitives	424
	6.55.1	Detailed I	Description	424
	6.55.2	Function	Documentation	424
		6.55.2.1	StopWatch_DelayMs(uint32_t mS)	424
		6.55.2.2	StopWatch_DelayTicks(uint32_t ticks)	424
		6.55.2.3	StopWatch_DelayUs(uint32_t uS)	425
		6.55.2.4	StopWatch_Elapsed(uint32_t startTime)	425
		6.55.2.5	StopWatch_Init(void)	425
		6.55.2.6	StopWatch_MsToTicks(uint32_t mS)	425
		6.55.2.7	StopWatch_Start(void)	426
		6.55.2.8	StopWatch_TicksPerSecond(void)	426
		6.55.2.9	StopWatch_TicksToMs(uint32_t ticks)	426
		6.55.2.10	StopWatch_TicksToUs(uint32_t ticks)	426
		6.55.2.11	StopWatch_UsToTicks(uint32_t uS)	426
6.56	CHIP_5	5411X: LP	C5411X M0 core peripheral interrupt numbers	428
	6.56.1	Detailed I	Description	428
	6.56.2	Enumera	tion Type Documentation	428

		6.56.2.1 l	_PC5411X_M0_IRQn_	_Type		 	 428
6.57	CHIP_	5411X: LPC	5411X M4 core periph	neral interrupt num	nbers	 	 430
	6.57.1	Detailed D	escription			 	 430
	6.57.2	Enumeration	on Type Documentatio	n		 	 430
		6.57.2.1 l	_PC5411X_IRQn_Type	e		 	 430
6.58	CMSIS	Core Instru	ction Interface			 	 432
6.59	CMSIS	Core Regis	ter Access Functions			 	 433
6.60	CMSIS	Global Defi	nes			 	 434
6.61	CMSIS	SIMD Intrin	isics			 	 435
6.62	CMSIS	support .				 	 436
6.63	Chip sp	oecific driver	·s			 	 437
	6.63.1	Detailed D	escription			 	 437
6.64	Code F	Red LPCXpr	esso support in LPCO	pen		 	 438
6.65	Commo	on FreeRTO	S functions shared wit	th multiple platforr	ms	 	 439
6.66	Commo	on compone	ents used with chip driv	vers		 	 440
	6.66.1	Detailed D	escription			 	 440
6.67	Commi	unity suppor	t for LPCOpen			 	 441
6.68	Copyri	ght (C) 2013	NXP Semiconductors	s. All rights reserve	ed	 	 442
6.69	Core D	ebug Regist	ters (CoreDebug)			 	 443
	6.69.1	Detailed D	escription			 	 443
	6.69.2	Macro Defi	nition Documentation			 	 444
			CoreDebug_DCRSR_I				
		6.69.2.2	CoreDebug_DCRSR_I	REGSEL_Pos .		 	 444
		6.69.2.3	CoreDebug_DCRSR_I	REGWnR_Msk .		 	 444
		6.69.2.4	CoreDebug_DCRSR_I	REGWnR_Pos .		 	 444
		6.69.2.5	CoreDebug_DEMCR_	MON_EN_Msk .		 	 444
		6.69.2.6	CoreDebug_DEMCR_	MON_EN_Pos .		 	 444
		6.69.2.7	CoreDebug_DEMCR_	MON_PEND_Msk	<b>、</b>	 	 445
		6.69.2.8	CoreDebug_DEMCR_	MON_PEND_Pos		 	 445
		6.69.2.9	CoreDebug_DEMCR_	MON_REQ_Msk		 	 445
		6.69.2.10	CoreDebug_DEMCR_	MON_REQ_Pos		 	 445
		6.69.2.11	CoreDebug_DEMCR_	MON_STEP_Msk		 	 445
		6.69.2.12 (	CoreDebug_DEMCR_	MON_STEP_Pos		 	 445
		6.69.2.13 (	CoreDebug_DEMCR_	TRCENA_Msk .		 	 445
		6.69.2.14 (	CoreDebug_DEMCR_	TRCENA_Pos .		 	 445
		6.69.2.15	CoreDebug_DEMCR_	VC_BUSERR_Ms	sk	 	 445
		6.69.2.16	CoreDebug_DEMCR_	VC_BUSERR_Po	s	 	 446
		6.69.2.17	CoreDebug_DEMCR_	VC_CHKERR_Ms	sk	 	 446
		6.69.2.18	CoreDebug_DEMCR_	VC_CHKERR_Po	s	 	 446
		6.69.2.19	CoreDebug_DEMCR_	VC_CORERESE	Г_Msk	 	 446

lii CONTENTS

		6.69.2.20 CoreDebug_DEMCR_VC_CORERESET_Pos	6
		6.69.2.21 CoreDebug_DEMCR_VC_HARDERR_Msk	6
		6.69.2.22 CoreDebug_DEMCR_VC_HARDERR_Pos	6
		6.69.2.23 CoreDebug_DEMCR_VC_INTERR_Msk	6
		6.69.2.24 CoreDebug_DEMCR_VC_INTERR_Pos	6
		6.69.2.25 CoreDebug_DEMCR_VC_MMERR_Msk	.7
		6.69.2.26 CoreDebug_DEMCR_VC_MMERR_Pos	7
		6.69.2.27 CoreDebug_DEMCR_VC_NOCPERR_Msk	7
		6.69.2.28 CoreDebug_DEMCR_VC_NOCPERR_Pos	7
		6.69.2.29 CoreDebug_DEMCR_VC_STATERR_Msk	7
		6.69.2.30 CoreDebug_DEMCR_VC_STATERR_Pos	7
		6.69.2.31 CoreDebug_DHCSR_C_DEBUGEN_Msk	7
		6.69.2.32 CoreDebug_DHCSR_C_DEBUGEN_Pos	
		6.69.2.33 CoreDebug_DHCSR_C_HALT_Msk	7
		6.69.2.34 CoreDebug_DHCSR_C_HALT_Pos	
		6.69.2.35 CoreDebug_DHCSR_C_MASKINTS_Msk	8
		6.69.2.36 CoreDebug_DHCSR_C_MASKINTS_Pos	8
		6.69.2.37 CoreDebug_DHCSR_C_SNAPSTALL_Msk	8
		6.69.2.38 CoreDebug_DHCSR_C_SNAPSTALL_Pos	8
		6.69.2.39 CoreDebug_DHCSR_C_STEP_Msk	8
		6.69.2.40 CoreDebug_DHCSR_C_STEP_Pos	8
		6.69.2.41 CoreDebug_DHCSR_DBGKEY_Msk	8
		6.69.2.42 CoreDebug_DHCSR_DBGKEY_Pos	
		6.69.2.43 CoreDebug_DHCSR_S_HALT_Msk	9
		6.69.2.44 CoreDebug_DHCSR_S_HALT_Pos	9
		6.69.2.45 CoreDebug_DHCSR_S_LOCKUP_Msk	9
		6.69.2.46 CoreDebug_DHCSR_S_LOCKUP_Pos	9
		6.69.2.47 CoreDebug_DHCSR_S_REGRDY_Msk	9
		6.69.2.48 CoreDebug_DHCSR_S_REGRDY_Pos	9
		6.69.2.49 CoreDebug_DHCSR_S_RESET_ST_Msk	9
		6.69.2.50 CoreDebug_DHCSR_S_RESET_ST_Pos	
		6.69.2.51 CoreDebug_DHCSR_S_RETIRE_ST_Msk	9
		6.69.2.52 CoreDebug_DHCSR_S_RETIRE_ST_Pos	0
		6.69.2.53 CoreDebug_DHCSR_S_SLEEP_Msk	
		6.69.2.54 CoreDebug_DHCSR_S_SLEEP_Pos	
6.70		efinitions	
		Detailed Description	
	6.70.2	Macro Definition Documentation	
		6.70.2.1 CoreDebug	
		6.70.2.2 CoreDebug_BASE	1

	6.70.2.3 DWT
	6.70.2.4 DWT_BASE
	6.70.2.5 ITM
	6.70.2.6 ITM_BASE
	6.70.2.7 NVIC
	6.70.2.8 NVIC
	6.70.2.9 NVIC_BASE
	6.70.2.10 NVIC_BASE
	6.70.2.11 SCB
	6.70.2.12 SCB
	6.70.2.13 SCB_BASE
	6.70.2.14 SCB_BASE
	6.70.2.15 SCnSCB
	6.70.2.16 SCS_BASE
	6.70.2.17 SCS_BASE
	6.70.2.18 SysTick
	6.70.2.19 SysTick
	6.70.2.20 SysTick_BASE
	6.70.2.21 SysTick_BASE
	6.70.2.22 TPI
	6.70.2.23 TPI_BASE
	Natchpoint and Trace (DWT)
	Detailed Description
6.71.2	Macro Definition Documentation
	6.71.2.1 DWT_CPICNT_CPICNT_Msk
	6.71.2.2 DWT_CPICNT_CPICNT_Pos
	6.71.2.3 DWT_CTRL_CPIEVTENA_Msk
	6.71.2.4 DWT_CTRL_CPIEVTENA_Pos
	6.71.2.5 DWT_CTRL_CYCCNTENA_Msk
	6.71.2.6 DWT_CTRL_CYCCNTENA_Pos
	6.71.2.7 DWT_CTRL_CYCEVTENA_Msk
	6.71.2.8 DWT_CTRL_CYCEVTENA_Pos
	6.71.2.9 DWT_CTRL_CYCTAP_Msk
	6.71.2.10 DWT_CTRL_CYCTAP_Pos
	6.71.2.11 DWT_CTRL_EXCEVTENA_Msk
	6.71.2.13 DW [_CTRL_EXCTRCENA_Msk
	6.71.2.14 DWT_CTRL_EXCTRCENA_Pos
	6.71.2.14 DWT_CTRL_EXCTRCENA_Pos       458         6.71.2.15 DWT_CTRL_FOLDEVTENA_Msk       458         6.71.2.16 DWT CTRL FOLDEVTENA Pos       458
	6.71.2.11 DWT_CTRL_EXCEVTENA_MSK

liv CONTENTS

6.71.2.17 DWT_CTRL_LSUEVTENA_Msk
6.71.2.18 DWT_CTRL_LSUEVTENA_Pos
6.71.2.19 DWT_CTRL_NOCYCCNT_Msk
6.71.2.20 DWT_CTRL_NOCYCCNT_Pos
6.71.2.21 DWT_CTRL_NOEXTTRIG_Msk
6.71.2.22 DWT_CTRL_NOEXTTRIG_Pos
6.71.2.23 DWT_CTRL_NOPRFCNT_Msk
6.71.2.24 DWT_CTRL_NOPRFCNT_Pos
6.71.2.25 DWT_CTRL_NOTRCPKT_Msk
6.71.2.26 DWT_CTRL_NOTRCPKT_Pos
6.71.2.27 DWT_CTRL_NUMCOMP_Msk
6.71.2.28 DWT_CTRL_NUMCOMP_Pos
6.71.2.29 DWT_CTRL_PCSAMPLENA_Msk
6.71.2.30 DWT_CTRL_PCSAMPLENA_Pos
6.71.2.31 DWT_CTRL_POSTINIT_Msk
6.71.2.32 DWT_CTRL_POSTINIT_Pos
6.71.2.33 DWT_CTRL_POSTPRESET_Msk
6.71.2.34 DWT_CTRL_POSTPRESET_Pos
6.71.2.35 DWT_CTRL_SLEEPEVTENA_Msk
6.71.2.36 DWT_CTRL_SLEEPEVTENA_Pos
6.71.2.37 DWT_CTRL_SYNCTAP_Msk
6.71.2.38 DWT_CTRL_SYNCTAP_Pos
6.71.2.39 DWT_EXCCNT_EXCCNT_Msk
6.71.2.40 DWT_EXCCNT_EXCCNT_Pos
6.71.2.41 DWT_FOLDCNT_FOLDCNT_Msk
6.71.2.42 DWT_FOLDCNT_FOLDCNT_Pos
6.71.2.43 DWT_FUNCTION_CYCMATCH_Msk
6.71.2.44 DWT_FUNCTION_CYCMATCH_Pos
6.71.2.45 DWT_FUNCTION_DATAVADDR0_Msk
6.71.2.46 DWT_FUNCTION_DATAVADDR0_Pos
6.71.2.47 DWT_FUNCTION_DATAVADDR1_Msk
6.71.2.48 DWT_FUNCTION_DATAVADDR1_Pos
6.71.2.49 DWT_FUNCTION_DATAVMATCH_Msk
6.71.2.50 DWT_FUNCTION_DATAVMATCH_Pos
6.71.2.51 DWT_FUNCTION_DATAVSIZE_Msk
6.71.2.52 DWT_FUNCTION_DATAVSIZE_Pos
6.71.2.53 DWT_FUNCTION_EMITRANGE_Msk
6.71.2.54 DWT_FUNCTION_EMITRANGE_Pos
6.71.2.55 DWT_FUNCTION_FUNCTION_Msk
6.71.2.56 DWT_FUNCTION_FUNCTION_Pos

		6.71.2.57 DWT_FUNCTION_LNK1ENA_Msk
		6.71.2.58 DWT_FUNCTION_LNK1ENA_Pos
		6.71.2.59 DWT_FUNCTION_MATCHED_Msk
		6.71.2.60 DWT_FUNCTION_MATCHED_Pos
		6.71.2.61 DWT_LSUCNT_LSUCNT_Msk
		6.71.2.62 DWT_LSUCNT_LSUCNT_Pos
		6.71.2.63 DWT_MASK_MASK_Msk
		6.71.2.64 DWT_MASK_MASK_Pos
		6.71.2.65 DWT_SLEEPCNT_SLEEPCNT_Msk
		6.71.2.66 DWT_SLEEPCNT_SLEEPCNT_Pos
6.72	Defines	s and Type Definitions
	6.72.1	Detailed Description
6.73	Function	ons and Instructions Reference
	6.73.1	Detailed Description
6.74	IAR EV	VARM support in LPCOpen
6.75	ITM Fu	nctions
	6.75.1	Detailed Description
	6.75.2	Macro Definition Documentation
		6.75.2.1 ITM_RXBUFFER_EMPTY
	6.75.3	Function Documentation
		6.75.3.1 ITM_CheckChar(void)
		6.75.3.2 ITM_ReceiveChar(void)
		6.75.3.3 ITM_SendChar(uint32_t ch)
	6.75.4	Variable Documentation
		6.75.4.1 ITM_RxBuffer
6.76	Instrum	nentation Trace Macrocell (ITM)
	6.76.1	Detailed Description
	6.76.2	Macro Definition Documentation
		6.76.2.1 ITM_IMCR_INTEGRATION_Msk
		6.76.2.2 ITM_IMCR_INTEGRATION_Pos
		6.76.2.3 ITM_IRR_ATREADYM_Msk
		6.76.2.4 ITM_IRR_ATREADYM_Pos
		6.76.2.5 ITM_IWR_ATVALIDM_Msk
		6.76.2.6 ITM_IWR_ATVALIDM_Pos
		6.76.2.7 ITM_LSR_Access_Msk
		6.76.2.8 ITM_LSR_Access_Pos
		6.76.2.9 ITM_LSR_ByteAcc_Msk
		6.76.2.10 ITM_LSR_ByteAcc_Pos
		6.76.2.11 ITM_LSR_Present_Msk
		6.76.2.12 ITM_LSR_Present_Pos

Ivi CONTENTS

		6.76.2.13	ITM_TCR_BUSY_Msk	71
		6.76.2.14	ITM_TCR_BUSY_Pos	71
		6.76.2.15	ITM_TCR_DWTENA_Msk	71
		6.76.2.16	ITM_TCR_DWTENA_Pos	71
		6.76.2.17	ITM_TCR_GTSFREQ_Msk	71
		6.76.2.18	ITM_TCR_GTSFREQ_Pos	71
		6.76.2.19	ITM_TCR_ITMENA_Msk	71
		6.76.2.20	ITM_TCR_ITMENA_Pos	72
		6.76.2.21	ITM_TCR_SWOENA_Msk	72
		6.76.2.22	ITM_TCR_SWOENA_Pos	72
		6.76.2.23	ITM_TCR_SYNCENA_Msk	72
		6.76.2.24	ITM_TCR_SYNCENA_Pos	72
		6.76.2.25	ITM_TCR_TraceBusID_Msk	72
		6.76.2.26	ITM_TCR_TraceBusID_Pos	72
		6.76.2.27	ITM_TCR_TSENA_Msk	72
		6.76.2.28	ITM_TCR_TSENA_Pos	72
		6.76.2.29	ITM_TCR_TSPrescale_Msk	73
		6.76.2.30	ITM_TCR_TSPrescale_Pos	73
		6.76.2.31	ITM_TPR_PRIVMASK_Msk	73
		6.76.2.32	ITM_TPR_PRIVMASK_Pos	73
6.77 k	Keil uVi	sion supp	ort in LPCOpen	74
6.78 L	LPC Pu	blic Macro	os	75
6	6.78.1	Detailed I	Description	75
6	6.78.2	Macro De	finition Documentation	75
		6.78.2.1	_BIT	75
		6.78.2.2	_BITMASK	75
		6.78.2.3	_SBF	75
		6.78.2.4	EXTERN	75
		6.78.2.5	MAX	75
		6.78.2.6	MIN	75
		6.78.2.7	NELEMENTS 4	75
		6.78.2.8	NULL	75
		6.78.2.9	STATIC	76
6.79 L	LPC Pu	blic Types	4	77
6	6.79.1	Detailed I	Description	77
6	6.79.2	Macro De	finition Documentation	77
		6.79.2.1	ALIGN	77
		6.79.2.2	INLINE	77
		6.79.2.3	PARAM_FUNCTIONALSTATE	78
		6.79.2.4	PARAM_SETSTATE	78

		6.79.2.5 WEAK
	6.79.3	Typedef Documentation
		6.79.3.1 BOOL_16
		6.79.3.2 BOOL_32
		6.79.3.3 BOOL_8
		6.79.3.4 CHAR
		6.79.3.5 INT_16
		6.79.3.6 INT_32
		6.79.3.7 INT_64
		6.79.3.8 INT_8
		6.79.3.9 IntStatus
		6.79.3.10 PFI
		6.79.3.11 PFV
		6.79.3.12 SetState
		6.79.3.13 UNS_16
		6.79.3.14 UNS_32
		6.79.3.15 UNS_64
		6.79.3.16 UNS_8
	6.79.4	Enumeration Type Documentation
		6.79.4.1 Bool
		6.79.4.2 FlagStatus
		6.79.4.3 FunctionalState
		6.79.4.4 Status
		6.79.4.5 TRANSFER_BLOCK_T
		11X multi-core use in LPCOpen
6.81	LPC54	11x Chip specific drivers
		Detailed Description
6.82	•	en download and installation information
		Detailed Description
		pen versioning and release history
6.84		functions
		Detailed Description
	6.84.2	Macro Definition Documentation
		6.84.2.1 _BIT_SHIFT
		6.84.2.2 _IP_IDX
	0.04.0	6.84.2.3 _SHP_IDX
	6.84.3	Function Documentation
		6.84.3.1 NVIC_ClearPendingIRQ(IRQn_Type IRQn)
		6.84.3.2 NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *p↔ PreemptPriority, uint32_t *pSubPriority)

Iviii CONTENTS

			6.84.3.3	NVIC_DisableIRQ(IRQn_Type IRQn)	. 487
			6.84.3.4	NVIC_EnableIRQ(IRQn_Type IRQn)	. 487
			6.84.3.5	NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_ t SubPriority)	
			6.84.3.6	NVIC_GetActive(IRQn_Type IRQn)	. 488
			6.84.3.7	NVIC_GetPendingIRQ(IRQn_Type IRQn)	. 488
			6.84.3.8	NVIC_GetPriority(IRQn_Type IRQn)	. 489
			6.84.3.9	NVIC_GetPriorityGrouping(void)	. 489
			6.84.3.10	NVIC_SetPendingIRQ(IRQn_Type IRQn)	. 489
			6.84.3.11	NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)	. 489
			6.84.3.12	NVIC_SetPriorityGrouping(uint32_t PriorityGroup)	. 490
			6.84.3.13	NVIC_SystemReset(void)	. 490
6	.85	NXP LF	PCXpresso	LPC54114 LQFP board	. 491
6	.86	Nested	Vectored	Interrupt Controller (NVIC)	. 492
		6.86.1	Detailed I	Description	. 492
		6.86.2	Macro De	efinition Documentation	. 492
			6.86.2.1	NVIC_STIR_INTID_Msk	. 492
			6.86.2.2	NVIC_STIR_INTID_Pos	. 492
6	.87	RTOS	support co	ode	. 493
		6.87.1	Detailed I	Description	. 493
6	.88	RTOS:	FreeRTO	S support code	. 494
		6.88.1	Detailed I	Description	. 494
6	.89	Status	and Contro	ol Registers	. 495
		6.89.1	Detailed I	Description	. 495
6	.90	Suppor	ted toolch	ains in LPCOpen	. 496
		6.90.1	Detailed I	Description	. 496
6	.91	SysTick	k Function	S	. 497
		6.91.1	Detailed I	Description	. 497
		6.91.2	Function	Documentation	. 497
			6.91.2.1	SysTick_Config(uint32_t ticks)	. 497
6	.92	System	Control B	Block (SCB)	. 498
		6.92.1	Detailed I	Description	. 498
		6.92.2	Macro De	efinition Documentation	. 501
			6.92.2.1	SCB_AIRCR_ENDIANESS_Msk	. 501
			6.92.2.2	SCB_AIRCR_ENDIANESS_Msk	. 501
			6.92.2.3	SCB_AIRCR_ENDIANESS_Pos	. 501
			6.92.2.4	SCB_AIRCR_ENDIANESS_Pos	. 501
			6.92.2.5	SCB_AIRCR_PRIGROUP_Msk	. 501
			6.92.2.6	SCB_AIRCR_PRIGROUP_Pos	. 501
			6.92.2.7	SCB_AIRCR_SYSRESETREQ_Msk	. 502

6.92.2.8 SCB_AIRCR_SYSRESETREQ_Msk
6.92.2.9 SCB_AIRCR_SYSRESETREQ_Pos
6.92.2.10 SCB_AIRCR_SYSRESETREQ_Pos
6.92.2.11 SCB_AIRCR_VECTCLRACTIVE_Msk
6.92.2.12 SCB_AIRCR_VECTCLRACTIVE_Msk
6.92.2.13 SCB_AIRCR_VECTCLRACTIVE_Pos
6.92.2.14 SCB_AIRCR_VECTCLRACTIVE_Pos
6.92.2.15 SCB_AIRCR_VECTKEY_Msk
6.92.2.16 SCB_AIRCR_VECTKEY_Msk
6.92.2.17 SCB_AIRCR_VECTKEY_Pos
6.92.2.18 SCB_AIRCR_VECTKEY_Pos
6.92.2.19 SCB_AIRCR_VECTKEYSTAT_Msk
6.92.2.20 SCB_AIRCR_VECTKEYSTAT_Msk
6.92.2.21 SCB_AIRCR_VECTKEYSTAT_Pos
6.92.2.22 SCB_AIRCR_VECTKEYSTAT_Pos
6.92.2.23 SCB_AIRCR_VECTRESET_Msk
6.92.2.24 SCB_AIRCR_VECTRESET_Pos
6.92.2.25 SCB_CCR_BFHFNMIGN_Msk
6.92.2.26 SCB_CCR_BFHFNMIGN_Pos
6.92.2.27 SCB_CCR_DIV_0_TRP_Msk
6.92.2.28 SCB_CCR_DIV_0_TRP_Pos
6.92.2.29 SCB_CCR_NONBASETHRDENA_Msk
6.92.2.30 SCB_CCR_NONBASETHRDENA_Pos
6.92.2.31 SCB_CCR_STKALIGN_Msk
6.92.2.32 SCB_CCR_STKALIGN_Msk
6.92.2.33 SCB_CCR_STKALIGN_Pos
6.92.2.34 SCB_CCR_STKALIGN_Pos
6.92.2.35 SCB_CCR_UNALIGN_TRP_Msk
6.92.2.36 SCB_CCR_UNALIGN_TRP_Msk
6.92.2.37 SCB_CCR_UNALIGN_TRP_Pos
6.92.2.38 SCB_CCR_UNALIGN_TRP_Pos
6.92.2.39 SCB_CCR_USERSETMPEND_Msk
6.92.2.40 SCB_CCR_USERSETMPEND_Pos
6.92.2.41 SCB_CFSR_BUSFAULTSR_Msk
6.92.2.42 SCB_CFSR_BUSFAULTSR_Pos
6.92.2.43 SCB_CFSR_MEMFAULTSR_Msk
6.92.2.44 SCB_CFSR_MEMFAULTSR_Pos
6.92.2.45 SCB_CFSR_USGFAULTSR_Msk
6.92.2.46 SCB_CFSR_USGFAULTSR_Pos
6.92.2.47 SCB_CPUID_ARCHITECTURE_Msk

IX CONTENTS

6.92.2.48 SCB_CPUID_ARCHITECTURE_Msk
6.92.2.49 SCB_CPUID_ARCHITECTURE_Pos
6.92.2.50 SCB_CPUID_ARCHITECTURE_Pos
6.92.2.51 SCB_CPUID_IMPLEMENTER_Msk
6.92.2.52 SCB_CPUID_IMPLEMENTER_Msk
6.92.2.53 SCB_CPUID_IMPLEMENTER_Pos
6.92.2.54 SCB_CPUID_IMPLEMENTER_Pos
6.92.2.55 SCB_CPUID_PARTNO_Msk
6.92.2.56 SCB_CPUID_PARTNO_Msk
6.92.2.57 SCB_CPUID_PARTNO_Pos
6.92.2.58 SCB_CPUID_PARTNO_Pos
6.92.2.59 SCB_CPUID_REVISION_Msk
6.92.2.60 SCB_CPUID_REVISION_Msk
6.92.2.61 SCB_CPUID_REVISION_Pos
6.92.2.62 SCB_CPUID_REVISION_Pos
6.92.2.63 SCB_CPUID_VARIANT_Msk
6.92.2.64 SCB_CPUID_VARIANT_Msk
6.92.2.65 SCB_CPUID_VARIANT_Pos
6.92.2.66 SCB_CPUID_VARIANT_Pos
6.92.2.67 SCB_DFSR_BKPT_Msk
6.92.2.68 SCB_DFSR_BKPT_Pos
6.92.2.69 SCB_DFSR_DWTTRAP_Msk
6.92.2.70 SCB_DFSR_DWTTRAP_Pos
6.92.2.71 SCB_DFSR_EXTERNAL_Msk
6.92.2.72 SCB_DFSR_EXTERNAL_Pos
6.92.2.73 SCB_DFSR_HALTED_Msk
6.92.2.74 SCB_DFSR_HALTED_Pos
6.92.2.75 SCB_DFSR_VCATCH_Msk
6.92.2.76 SCB_DFSR_VCATCH_Pos
6.92.2.77 SCB_HFSR_DEBUGEVT_Msk
6.92.2.78 SCB_HFSR_DEBUGEVT_Pos
6.92.2.79 SCB_HFSR_FORCED_Msk
6.92.2.80 SCB_HFSR_FORCED_Pos
6.92.2.81 SCB_HFSR_VECTTBL_Msk
6.92.2.82 SCB_HFSR_VECTTBL_Pos
6.92.2.83 SCB_ICSR_ISRPENDING_Msk
6.92.2.84 SCB_ICSR_ISRPENDING_Msk
6.92.2.85 SCB_ICSR_ISRPENDING_Pos
6.92.2.86 SCB_ICSR_ISRPENDING_Pos
6.92.2.87 SCB_ICSR_ISRPREEMPT_Msk

6.92.2.88 SCB_ICSR_ISRPREEMPT_Msk	511
6.92.2.89 SCB_ICSR_ISRPREEMPT_Pos	511
6.92.2.90 SCB_ICSR_ISRPREEMPT_Pos	511
6.92.2.91 SCB_ICSR_NMIPENDSET_Msk	511
6.92.2.92 SCB_ICSR_NMIPENDSET_Msk	511
6.92.2.93 SCB_ICSR_NMIPENDSET_Pos	511
6.92.2.94 SCB_ICSR_NMIPENDSET_Pos	511
6.92.2.95 SCB_ICSR_PENDSTCLR_Msk	511
6.92.2.96 SCB_ICSR_PENDSTCLR_Msk	511
6.92.2.97 SCB_ICSR_PENDSTCLR_Pos	512
6.92.2.98 SCB_ICSR_PENDSTCLR_Pos	512
6.92.2.99 SCB_ICSR_PENDSTSET_Msk	512
6.92.2.100SCB_ICSR_PENDSTSET_Msk	512
6.92.2.101SCB_ICSR_PENDSTSET_Pos	512
6.92.2.102SCB_ICSR_PENDSTSET_Pos	512
6.92.2.103SCB_ICSR_PENDSVCLR_Msk	512
6.92.2.104SCB_ICSR_PENDSVCLR_Msk	512
6.92.2.105SCB_ICSR_PENDSVCLR_Pos	512
6.92.2.10@CB_ICSR_PENDSVCLR_Pos	513
6.92.2.107SCB_ICSR_PENDSVSET_Msk	513
6.92.2.10&CB_ICSR_PENDSVSET_Msk	513
6.92.2.109SCB_ICSR_PENDSVSET_Pos	513
6.92.2.110SCB_ICSR_PENDSVSET_Pos	513
6.92.2.111SCB_ICSR_RETTOBASE_Msk	513
6.92.2.112SCB_ICSR_RETTOBASE_Pos	513
6.92.2.113SCB_ICSR_VECTACTIVE_Msk	513
6.92.2.114SCB_ICSR_VECTACTIVE_Msk	513
6.92.2.115SCB_ICSR_VECTACTIVE_Pos	514
6.92.2.11@CB_ICSR_VECTACTIVE_Pos	514
6.92.2.117SCB_ICSR_VECTPENDING_Msk	514
6.92.2.11&CB_ICSR_VECTPENDING_Msk	514
6.92.2.119SCB_ICSR_VECTPENDING_Pos	514
6.92.2.120SCB_ICSR_VECTPENDING_Pos	514
6.92.2.121SCB_SCR_SEVONPEND_Msk	514
6.92.2.122SCB_SCR_SEVONPEND_Msk	514
6.92.2.123SCB_SCR_SEVONPEND_Pos	514
6.92.2.124SCB_SCR_SEVONPEND_Pos	515
6.92.2.125SCB_SCR_SLEEPDEEP_Msk	515
6.92.2.126SCB_SCR_SLEEPDEEP_Msk	
6.92.2.127SCB_SCR_SLEEPDEEP_Pos	515

lxii CONTENTS

		6.92.2.128SCB_SCR_SLEEPDEEP_Pos	515
		6.92.2.129SCB_SCR_SLEEPONEXIT_Msk	515
		6.92.2.130SCB_SCR_SLEEPONEXIT_Msk	515
		6.92.2.131SCB_SCR_SLEEPONEXIT_Pos	515
		6.92.2.132SCB_SCR_SLEEPONEXIT_Pos	515
		6.92.2.133SCB_SHCSR_BUSFAULTACT_Msk	516
		6.92.2.134SCB_SHCSR_BUSFAULTACT_Pos	516
		6.92.2.135SCB_SHCSR_BUSFAULTENA_Msk	516
		6.92.2.136SCB_SHCSR_BUSFAULTENA_Pos	516
		6.92.2.137SCB_SHCSR_BUSFAULTPENDED_Msk	516
		6.92.2.13&CB_SHCSR_BUSFAULTPENDED_Pos	516
		6.92.2.139SCB_SHCSR_MEMFAULTACT_Msk	516
		6.92.2.140SCB_SHCSR_MEMFAULTACT_Pos	516
		6.92.2.141SCB_SHCSR_MEMFAULTENA_Msk	516
		6.92.2.142SCB_SHCSR_MEMFAULTENA_Pos	517
		6.92.2.143SCB_SHCSR_MEMFAULTPENDED_Msk	517
		6.92.2.144SCB_SHCSR_MEMFAULTPENDED_Pos	517
		6.92.2.145SCB_SHCSR_MONITORACT_Msk	517
		6.92.2.146SCB_SHCSR_MONITORACT_Pos	517
		6.92.2.147SCB_SHCSR_PENDSVACT_Msk	517
		6.92.2.14&CB_SHCSR_PENDSVACT_Pos	517
		6.92.2.149SCB_SHCSR_SVCALLACT_Msk	517
		6.92.2.150SCB_SHCSR_SVCALLACT_Pos	517
		6.92.2.151SCB_SHCSR_SVCALLPENDED_Msk	518
		6.92.2.152SCB_SHCSR_SVCALLPENDED_Msk	518
		6.92.2.153SCB_SHCSR_SVCALLPENDED_Pos	518
		6.92.2.154SCB_SHCSR_SVCALLPENDED_Pos	518
		6.92.2.155SCB_SHCSR_SYSTICKACT_Msk	518
		6.92.2.156SCB_SHCSR_SYSTICKACT_Pos	518
		6.92.2.157SCB_SHCSR_USGFAULTACT_Msk	518
		6.92.2.15&SCB_SHCSR_USGFAULTACT_Pos	518
		6.92.2.159SCB_SHCSR_USGFAULTENA_Msk	518
		6.92.2.160SCB_SHCSR_USGFAULTENA_Pos	519
		6.92.2.161SCB_SHCSR_USGFAULTPENDED_Msk	519
		6.92.2.162SCB_SHCSR_USGFAULTPENDED_Pos	519
		6.92.2.163SCB_VTOR_TBLOFF_Msk	519
		6.92.2.164SCB_VTOR_TBLOFF_Pos	519
6.93	System	Controls not in SCB (SCnSCB)	520
	6.93.1	Detailed Description	520
		Macro Definition Documentation	

	6.93.2.1	SCnSCB_ACTLR_DISDEFWBUF_Msk	0
	6.93.2.2	SCnSCB_ACTLR_DISDEFWBUF_Pos	0
	6.93.2.3	SCnSCB_ACTLR_DISFOLD_Msk	0
	6.93.2.4	SCnSCB_ACTLR_DISFOLD_Pos	0
	6.93.2.5	SCnSCB_ACTLR_DISFPCA_Msk	1
	6.93.2.6	SCnSCB_ACTLR_DISFPCA_Pos	1
	6.93.2.7	SCnSCB_ACTLR_DISMCYCINT_Msk	1
	6.93.2.8	SCnSCB_ACTLR_DISMCYCINT_Pos	1
	6.93.2.9	SCnSCB_ACTLR_DISOOFP_Msk	1
	6.93.2.10	SCnSCB_ACTLR_DISOOFP_Pos	1
	6.93.2.11	SCnSCB_ICTR_INTLINESNUM_Msk	1
	6.93.2.12	SCnSCB_ICTR_INTLINESNUM_Pos	1
6.94 Syster	n Tick Time	er (SysTick)	2
6.94.1	Detailed	Description	2
6.94.2	Macro De	efinition Documentation	3
	6.94.2.1	SysTick_CALIB_NOREF_Msk	3
	6.94.2.2	SysTick_CALIB_NOREF_Msk	3
	6.94.2.3	SysTick_CALIB_NOREF_Pos	3
	6.94.2.4	SysTick_CALIB_NOREF_Pos	3
	6.94.2.5	SysTick_CALIB_SKEW_Msk	3
	6.94.2.6	SysTick_CALIB_SKEW_Msk	3
	6.94.2.7	SysTick_CALIB_SKEW_Pos	3
	6.94.2.8	SysTick_CALIB_SKEW_Pos	3
	6.94.2.9	SysTick_CALIB_TENMS_Msk	3
	6.94.2.10	SysTick_CALIB_TENMS_Msk	4
	6.94.2.11	SysTick_CALIB_TENMS_Pos	4
	6.94.2.12	SysTick_CALIB_TENMS_Pos	4
	6.94.2.13	SysTick_CTRL_CLKSOURCE_Msk	4
	6.94.2.14	SysTick_CTRL_CLKSOURCE_Msk	4
	6.94.2.15	SysTick_CTRL_CLKSOURCE_Pos	4
	6.94.2.16	SysTick_CTRL_CLKSOURCE_Pos	4
	6.94.2.17	SysTick_CTRL_COUNTFLAG_Msk	4
	6.94.2.18	SysTick_CTRL_COUNTFLAG_Msk	4
	6.94.2.19	SysTick_CTRL_COUNTFLAG_Pos	5
	6.94.2.20	SysTick_CTRL_COUNTFLAG_Pos	5
	6.94.2.21	SysTick_CTRL_ENABLE_Msk	5
	6.94.2.22	SysTick_CTRL_ENABLE_Msk	5
	6.94.2.23	SysTick_CTRL_ENABLE_Pos	5
	6.94.2.24	SysTick_CTRL_ENABLE_Pos	5
	6.94.2.25	SysTick_CTRL_TICKINT_Msk	5

lxiv CONTENTS

6.94.2.26 SysTick_CTRL_TICKINT_Msk	 525
6.94.2.27 SysTick_CTRL_TICKINT_Pos	 525
6.94.2.28 SysTick_CTRL_TICKINT_Pos	 526
6.94.2.29 SysTick_LOAD_RELOAD_Msk	 526
6.94.2.30 SysTick_LOAD_RELOAD_Msk	 526
6.94.2.31 SysTick_LOAD_RELOAD_Pos	 526
6.94.2.32 SysTick_LOAD_RELOAD_Pos	 526
6.94.2.33 SysTick_VAL_CURRENT_Msk	 526
6.94.2.34 SysTick_VAL_CURRENT_Msk	 526
6.94.2.35 SysTick_VAL_CURRENT_Pos	 526
6.94.2.36 SysTick_VAL_CURRENT_Pos	 526
6.95 Trace Port Interface (TPI)	 527
6.95.1 Detailed Description	 527
6.95.2 Macro Definition Documentation	 528
6.95.2.1 TPI_ACPR_PRESCALER_Msk	 528
6.95.2.2 TPI_ACPR_PRESCALER_Pos	 528
6.95.2.3 TPI_DEVID_AsynClkIn_Msk	 528
6.95.2.4 TPI_DEVID_AsynClkIn_Pos	 528
6.95.2.5 TPI_DEVID_MANCVALID_Msk	 529
6.95.2.6 TPI_DEVID_MANCVALID_Pos	 529
6.95.2.7 TPI_DEVID_MinBufSz_Msk	 529
6.95.2.8 TPI_DEVID_MinBufSz_Pos	 529
6.95.2.9 TPI_DEVID_NrTraceInput_Msk	 529
6.95.2.10 TPI_DEVID_NrTraceInput_Pos	 529
6.95.2.11 TPI_DEVID_NRZVALID_Msk	 529
6.95.2.12 TPI_DEVID_NRZVALID_Pos	 529
6.95.2.13 TPI_DEVID_PTINVALID_Msk	 529
6.95.2.14 TPI_DEVID_PTINVALID_Pos	 530
6.95.2.15 TPI_DEVTYPE_MajorType_Msk	 530
6.95.2.16 TPI_DEVTYPE_MajorType_Pos	 530
6.95.2.17 TPI_DEVTYPE_SubType_Msk	 530
6.95.2.18 TPI_DEVTYPE_SubType_Pos	 530
6.95.2.19 TPI_FFCR_EnFCont_Msk	 530
6.95.2.20 TPI_FFCR_EnFCont_Pos	 530
6.95.2.21 TPI_FFCR_TrigIn_Msk	 530
6.95.2.22 TPI_FFCR_TrigIn_Pos	 530
6.95.2.23 TPI_FFSR_FIInProg_Msk	 531
6.95.2.24 TPI_FFSR_FIInProg_Pos	 531
6.95.2.25 TPI_FFSR_FtNonStop_Msk	 531
6.95.2.26 TPI_FFSR_FtNonStop_Pos	 531

6.95.2.27 TPI_FFSR_FtStopped_Msk
6.95.2.28 TPI_FFSR_FtStopped_Pos
6.95.2.29 TPI_FFSR_TCPresent_Msk
6.95.2.30 TPI_FFSR_TCPresent_Pos
6.95.2.31 TPI_FIFO0_ETM0_Msk
6.95.2.32 TPI_FIFO0_ETM0_Pos
6.95.2.33 TPI_FIFO0_ETM1_Msk
6.95.2.34 TPI_FIFO0_ETM1_Pos
6.95.2.35 TPI_FIFO0_ETM2_Msk
6.95.2.36 TPI_FIFO0_ETM2_Pos
6.95.2.37 TPI_FIFO0_ETM_ATVALID_Msk
6.95.2.38 TPI_FIFO0_ETM_ATVALID_Pos
6.95.2.39 TPI_FIFO0_ETM_bytecount_Msk
6.95.2.40 TPI_FIFO0_ETM_bytecount_Pos
6.95.2.41 TPI_FIFO0_ITM_ATVALID_Msk
6.95.2.42 TPI_FIFOO_ITM_ATVALID_Pos
6.95.2.43 TPI_FIFO0_ITM_bytecount_Msk
6.95.2.44 TPI_FIFO0_ITM_bytecount_Pos
6.95.2.45 TPI_FIFO1_ETM_ATVALID_Msk
6.95.2.46 TPI_FIFO1_ETM_ATVALID_Pos
6.95.2.47 TPI_FIFO1_ETM_bytecount_Msk
6.95.2.48 TPI_FIFO1_ETM_bytecount_Pos
6.95.2.49 TPI_FIFO1_ITM0_Msk
6.95.2.50 TPI_FIFO1_ITM0_Pos
6.95.2.51 TPI_FIFO1_ITM1_Msk
6.95.2.52 TPI_FIFO1_ITM1_Pos
6.95.2.53 TPI_FIFO1_ITM2_Msk
6.95.2.54 TPI_FIFO1_ITM2_Pos
6.95.2.55 TPI_FIFO1_ITM_ATVALID_Msk
6.95.2.56 TPI_FIFO1_ITM_ATVALID_Pos
6.95.2.57 TPI_FIFO1_ITM_bytecount_Msk
6.95.2.58 TPI_FIFO1_ITM_bytecount_Pos
6.95.2.59 TPI_ITATBCTR0_ATREADY_Msk
6.95.2.60 TPI_ITATBCTR0_ATREADY_Pos
6.95.2.61 TPI_ITATBCTR2_ATREADY_Msk
6.95.2.62 TPI_ITATBCTR2_ATREADY_Pos
6.95.2.63 TPI_ITCTRL_Mode_Msk
6.95.2.64 TPI_ITCTRL_Mode_Pos
6.95.2.65 TPI_SPPR_TXMODE_Msk
6.95.2.66 TPI_SPPR_TXMODE_Pos

lxvi CONTENTS

		6.95.2.67	TPI_TRIGGER_TRIGGER_Msk	535
		6.95.2.68	TPI_TRIGGER_TRIGGER_Pos	536
6.96 L	JSBD_	Core		537
6	3.96.1	Detailed [	Description	537
6	5.96.2	Macro De	efinition Documentation	537
		6.96.2.1	B3VAL	537
		6.96.2.2	REQUEST_CLASS	537
		6.96.2.3	REQUEST_DEVICE_TO_HOST	538
		6.96.2.4	REQUEST_HOST_TO_DEVICE	538
		6.96.2.5	REQUEST_RESERVED	538
		6.96.2.6	REQUEST_STANDARD	538
		6.96.2.7	REQUEST_TO_DEVICE	538
		6.96.2.8	REQUEST_TO_ENDPOINT	538
		6.96.2.9	REQUEST_TO_INTERFACE	538
		6.96.2.10	REQUEST_TO_OTHER	538
		6.96.2.11	REQUEST_VENDOR	538
		6.96.2.12	USB_CONFIG_BUS_POWERED	539
		6.96.2.13	USB_CONFIG_POWER_MA	539
		6.96.2.14	USB_CONFIG_POWERED_MASK	539
		6.96.2.15	USB_CONFIG_REMOTE_WAKEUP	539
		6.96.2.16	USB_CONFIG_SELF_POWERED	539
		6.96.2.17	USB_CONFIGURATION_DESC_SIZE	539
		6.96.2.18	USB_CONFIGURATION_DESCRIPTOR_TYPE	539
		6.96.2.19	USB_DEBUG_DESCRIPTOR_TYPE	539
		6.96.2.20	USB_DEVICE_CLASS_APP	539
		6.96.2.21	USB_DEVICE_CLASS_AUDIO	540
		6.96.2.22	USB_DEVICE_CLASS_COMMUNICATIONS	540
		6.96.2.23	USB_DEVICE_CLASS_HUB	540
		6.96.2.24	USB_DEVICE_CLASS_HUMAN_INTERFACE	540
		6.96.2.25	USB_DEVICE_CLASS_MISCELLANEOUS	540
		6.96.2.26	USB_DEVICE_CLASS_MONITOR	540
		6.96.2.27	USB_DEVICE_CLASS_PHYSICAL_INTERFACE	540
		6.96.2.28	USB_DEVICE_CLASS_POWER	540
		6.96.2.29	USB_DEVICE_CLASS_PRINTER	540
		6.96.2.30	USB_DEVICE_CLASS_RESERVED	541
		6.96.2.31	USB_DEVICE_CLASS_STORAGE	541
		6.96.2.32	USB_DEVICE_CLASS_VENDOR_SPECIFIC	541
		6.96.2.33	USB_DEVICE_DESC_SIZE	541
		6.96.2.34	USB_DEVICE_DESCRIPTOR_TYPE	541
		6.96.2.35	USB_DEVICE_QUALI_SIZE	541

6.96.2.36 USB_DEVICE_QUALIFIER_DESCRIPTOR_TYPE	541
6.96.2.37 USB_ENDPOINT_0_HS_MAXP	541
6.96.2.38 USB_ENDPOINT_0_LS_MAXP	541
6.96.2.39 USB_ENDPOINT_BULK_HS_MAXP	541
6.96.2.40 USB_ENDPOINT_DESC_SIZE	542
6.96.2.41 USB_ENDPOINT_DESCRIPTOR_TYPE	542
6.96.2.42 USB_ENDPOINT_DIRECTION_MASK	542
6.96.2.43 USB_ENDPOINT_IN	542
6.96.2.44 USB_ENDPOINT_OUT	542
6.96.2.45 USB_ENDPOINT_SYNC_ADAPTIVE	542
6.96.2.46 USB_ENDPOINT_SYNC_ASYNCHRONOUS	542
6.96.2.47 USB_ENDPOINT_SYNC_MASK	542
6.96.2.48 USB_ENDPOINT_SYNC_NO_SYNCHRONIZATION	542
6.96.2.49 USB_ENDPOINT_SYNC_SYNCHRONOUS	543
6.96.2.50 USB_ENDPOINT_TYPE_BULK	543
6.96.2.51 USB_ENDPOINT_TYPE_CONTROL	543
6.96.2.52 USB_ENDPOINT_TYPE_INTERRUPT	543
6.96.2.53 USB_ENDPOINT_TYPE_ISOCHRONOUS	543
6.96.2.54 USB_ENDPOINT_TYPE_MASK	543
6.96.2.55 USB_ENDPOINT_USAGE_DATA	543
6.96.2.56 USB_ENDPOINT_USAGE_FEEDBACK	543
6.96.2.57 USB_ENDPOINT_USAGE_IMPLICIT_FEEDBACK	543
6.96.2.58 USB_ENDPOINT_USAGE_MASK	544
6.96.2.59 USB_ENDPOINT_USAGE_RESERVED	544
6.96.2.60 USB_FEATURE_ENDPOINT_STALL	544
6.96.2.61 USB_FEATURE_REMOTE_WAKEUP	544
6.96.2.62 USB_FEATURE_TEST_MODE	544
6.96.2.63 USB_GETSTATUS_ENDPOINT_STALL	544
6.96.2.64 USB_GETSTATUS_REMOTE_WAKEUP	544
6.96.2.65 USB_GETSTATUS_SELF_POWERED	544
6.96.2.66 USB_INTERFACE_ASSOC_DESC_SIZE	544
6.96.2.67 USB_INTERFACE_ASSOCIATION_DESCRIPTOR_TYPE	545
6.96.2.68 USB_INTERFACE_DESC_SIZE	545
6.96.2.69 USB_INTERFACE_DESCRIPTOR_TYPE	545
6.96.2.70 USB_INTERFACE_POWER_DESCRIPTOR_TYPE	545
6.96.2.71 USB_OTG_DESCRIPTOR_TYPE	545
6.96.2.72 USB_OTHER_SPEED_CONF_SIZE	545
6.96.2.73 USB_OTHER_SPEED_CONFIG_DESCRIPTOR_TYPE	545
6.96.2.74 USB_REQUEST_CLEAR_FEATURE	545
6.96.2.75 USB_REQUEST_GET_CONFIGURATION	545

Ixviii CONTENTS

			6.96.2.76 USB_REQUEST_GET_DESCRIPTOR
			6.96.2.77 USB_REQUEST_GET_INTERFACE
			6.96.2.78 USB_REQUEST_GET_STATUS
			6.96.2.79 USB_REQUEST_SET_ADDRESS
			6.96.2.80 USB_REQUEST_SET_CONFIGURATION
			6.96.2.81 USB_REQUEST_SET_DESCRIPTOR
			6.96.2.82 USB_REQUEST_SET_FEATURE
			6.96.2.83 USB_REQUEST_SET_INTERFACE
			6.96.2.84 USB_REQUEST_SYNC_FRAME
			6.96.2.85 USB_STRING_DESCRIPTOR_TYPE
			6.96.2.86 WBVAL
		6.96.3	Typedef Documentation
			6.96.3.1 USBD_HANDLE_T
	6.97	emWin	download and installation
7	Doto	Church	ure Documentation 54
′			Type Union Reference
	7.1	7.1.1	Detailed Description
		7.1.1	Field Documentation
		7.1.2	7.1.2.1 reserved0
			7.1.2.2 reserved1
			7.1.2.3 b
			7.1.2.4 b
			7.1.2.5 C
			7.1.2.6 GE
			7.1.2.7 N
			7.1.2.8 Q
			7.1.2.9 V
			7.1.2.10 w
			7.1.2.11 Z
	7.2	вм т	Struct Reference
		7.2.1	Detailed Description
		7.2.2	Field Documentation
			7.2.2.1 Dir
			7.2.2.2 Recipient
			7.2.2.3 Type
	7.3	CONTR	ROL_Type Union Reference
		7.3.1	Detailed Description
		7.3.2	Field Documentation
			7.3.2.1 _reserved0

		7.3.2.2	b
		7.3.2.3	b
		7.3.2.4	FPCA
		7.3.2.5	nPRIV
		7.3.2.6	SPSEL
		7.3.2.7	w
7.4	CoreDe	ebug_Type	e Struct Reference
	7.4.1	Detailed	Description
	7.4.2	Field Do	cumentation
		7.4.2.1	DCRDR
		7.4.2.2	DCRSR
		7.4.2.3	DEMCR 55%
		7.4.2.4	DHCSR
7.5	DMA_0	CHDESC_	_T Struct Reference
	7.5.1	Detailed	Description
	7.5.2	Field Do	cumentation
		7.5.2.1	dest
		7.5.2.2	next
		7.5.2.3	source
		7.5.2.4	xfercfg
7.6	DMA_[	DUAL_DE	SCRIPTOR_T Struct Reference
	7.6.1	Detailed	Description
7.7	DMA_F	PERIPHER	RAL_CONTEXT_T Struct Reference
	7.7.1	Detailed	Description
7.8	DMIC_	CHANNE	L_CONFIG_T Struct Reference
	7.8.1	Detailed	Description
7.9	DMIC_	STATISTI	ICS_T Struct Reference
	7.9.1	Detailed	Description
7.10	DWT_	Type Struc	ot Reference
	7.10.1	Detailed	Description
	7.10.2	Field Doo	cumentation
		7.10.2.1	COMP0
		7.10.2.2	COMP1
		7.10.2.3	COMP2
		7.10.2.4	COMP3
		= 400=	
		7.10.2.5	CPICNT
		7.10.2.5 7.10.2.6	
		7.10.2.6	
		7.10.2.6 7.10.2.7	CTRL

IXX CONTENTS

	7.10.2.10	FUNCTION			 	 	 	 	 	 558
	7.10.2.11	FUNCTION1			 	 	 	 	 	 558
	7.10.2.12	<b>FUNCTION</b> 2	2		 	 	 	 	 	 558
	7.10.2.13	FUNCTIONS	3		 	 	 	 	 	 558
	7.10.2.14	LSUCNT .			 	 	 	 	 	 558
	7.10.2.15	MASKO			 	 	 	 	 	 558
	7.10.2.16	MASK1			 	 	 	 	 	 558
	7.10.2.17	MASK2			 	 	 	 	 	 559
	7.10.2.18	MASK3			 	 	 	 	 	 559
	7.10.2.19	PCSR			 	 	 	 	 	 559
	7.10.2.20	RESERVED	0		 	 	 	 	 	 559
	7.10.2.21	RESERVED	1		 	 	 	 	 	 559
	7.10.2.22	RESERVED	2		 	 	 	 	 	 559
	7.10.2.23	SLEEPCNT			 	 	 	 	 	 559
7.11 I2CM_	_XFER_T St	ruct Referen	ce		 	 	 	 	 	 559
7.11.1	Detailed D	Description			 	 	 	 	 	 559
7.11.2	Field Doc	umentation			 	 	 	 	 	 560
	7.11.2.1	rxBuff			 	 	 	 	 	 560
	7.11.2.2	rxSz			 	 	 	 	 	 560
	7.11.2.3	slaveAddr			 	 	 	 	 	 560
	7.11.2.4	status			 	 	 	 	 	 560
		txBuff								
	7.11.2.6	txSz			 	 	 	 	 	 560
7.12 I2CS_	XFER_T St	ruct Referenc	e		 	 	 	 	 	 560
7.12.1	Detailed D	Description			 	 	 	 	 	 560
7.12.2	Field Doc	umentation			 	 	 	 	 	 561
	7.12.2.1	slaveDone			 	 	 	 	 	 561
	7.12.2.2	slaveRecv			 	 	 	 	 	 561
	7.12.2.3	slaveSend			 	 	 	 	 	 561
		slaveStart								
7.13 I2S_A	UDIO_FOR	MAT_T Struc	t Refer	ence .	 	 	 	 	 	 562
7.13.1	Detailed D	Description			 	 	 	 	 	 562
7.13.2	Field Doc	umentation			 	 	 	 	 	 562
	7.13.2.1	ChannelNun	nber .		 	 	 	 	 	 562
	7.13.2.2	DataPos			 	 	 	 	 	 562
	7.13.2.3	Direction .			 	 	 	 	 	 562
	7.13.2.4	Divider			 	 	 	 	 	 562
	7.13.2.5	FIFOdepth			 	 	 	 	 	 562
	7.13.2.6	FrameWidth			 	 	 	 	 	 563
	7.13.2.7	LeftJust			 	 	 	 	 	 563

7.13.2.8 Mode	63
7.13.2.9 MSCfg	63
7.13.2.10 PDMData	63
7.13.2.11 RightLow	63
7.13.2.12 SCKPol	63
7.13.2.13 WordWidth	63
7.13.2.14 WSPol	63
7.14 I2S_STATISTICS_T Struct Reference	64
7.14.1 Detailed Description	64
7.14.2 Field Documentation	64
7.14.2.1 fifo_err_rx	64
7.14.2.2 fifo_err_tx	64
7.14.2.3 i2s_busy	64
7.14.2.4 i2s_data_paused	64
7.14.2.5 i2s_slvfrmerr	64
7.14.2.6 interrupts	65
7.14.2.7 lvl_rx	65
7.14.2.8 lvl_tx	65
7.15 IPSR_Type Union Reference	65
7.15.1 Detailed Description	65
7.15.2 Field Documentation	65
7.15.2.1 _reserved0	65
7.15.2.2 b	66
7.15.2.3 b	566
7.15.2.4 ISR	566
7.15.2.5 w	566
7.16 ITM_Type Struct Reference	566
7.16.1 Detailed Description	566
7.16.2 Field Documentation	67
7.16.2.1 CID0	67
7.16.2.2 CID1	67
7.16.2.3 CID2	67
7.16.2.4 CID3	67
7.16.2.5 IMCR	67
7.16.2.6 IRR	67
7.16.2.7 IWR	68
7.16.2.8 LAR	68
7.16.2.9 LSR	568
7.16.2.10 PID0	68
7.16.2.11 PID1	568

Ixxii CONTENTS

	7.16.2.12 PID2
	7.16.2.13 PID3
	7.16.2.14 PID4
	7.16.2.15 PID5
	7.16.2.16 PID6
	7.16.2.17 PID7
	7.16.2.18 PORT
	7.16.2.19 RESERVED0
	7.16.2.20 RESERVED1
	7.16.2.21 RESERVED2
	7.16.2.22 RESERVED3
	7.16.2.23 RESERVED4
	7.16.2.24 RESERVED5
	7.16.2.25 TCR
	7.16.2.26 TER
	7.16.2.27 TPR
	7.16.2.28 u16
	7.16.2.29 u32
	7.16.2.30 u8
7.17 LPC_A	NDC_T Struct Reference
7.17.1	Detailed Description
7.17.2	Field Documentation
	7.17.2.1 "@1
	7.17.2.2 "@3
	7.17.2.3 CALIBR
	7.17.2.4 CHAN_THRSEL
	7.17.2.5 CTRL
	7.17.2.6 DAT 571
	7.17.2.7 FLAGS
	7.17.2.8 INSEL
	7.17.2.9 INTEN
	7.17.2.10 RESERVED0
	7.17.2.10 RESERVED0
	7.17.2.10 RESERVED0
	7.17.2.10 RESERVED0       571         7.17.2.11 SEQ_CTRL       572         7.17.2.12 SEQ_GDAT       572
	7.17.2.10 RESERVED0       571         7.17.2.11 SEQ_CTRL       572         7.17.2.12 SEQ_GDAT       572         7.17.2.13 SEQA_CTRL       572
	7.17.2.10 RESERVED0       571         7.17.2.11 SEQ_CTRL       572         7.17.2.12 SEQ_GDAT       572         7.17.2.13 SEQA_CTRL       572         7.17.2.14 SEQA_GDAT       572
	7.17.2.10 RESERVED0       571         7.17.2.11 SEQ_CTRL       572         7.17.2.12 SEQ_GDAT       572         7.17.2.13 SEQA_CTRL       572         7.17.2.14 SEQA_GDAT       572         7.17.2.15 SEQB_CTRL       572

7.17.2.19 THR_LOW	572
7.18 LPC_ASYNC_SYSCON_T Struct Reference	572
7.18.1 Detailed Description	572
7.18.2 Field Documentation	573
7.18.2.1 ASYNCAPBCLKCTRL	573
7.18.2.2 ASYNCAPBCLKCTRLCLR	573
7.18.2.3 ASYNCAPBCLKCTRLSET	573
7.18.2.4 ASYNCAPBCLKSELA	573
7.18.2.5 ASYNCPRESETCTRLCLR	573
7.18.2.6 ASYNCPRESETCTRLSET	573
7.18.2.7 AYSNCPRESETCTRL	573
7.18.2.8 RESERVED0	574
7.18.2.9 RESERVED1	574
7.19 LPC_CRC_T Struct Reference	574
7.19.1 Detailed Description	574
7.19.2 Field Documentation	574
7.19.2.1 "@18	574
7.19.2.2 MODE	574
7.19.2.3 SEED	574
7.19.2.4 SUM	574
7.19.2.5 WRDATA16	575
7.19.2.6 WRDATA32	575
7.19.2.7 WRDATA8	575
7.20 LPC_DMA_CHANNEL_T Struct Reference	575
7.20.1 Detailed Description	575
7.20.2 Field Documentation	575
7.20.2.1 CFG	575
7.20.2.2 CTLSTAT	575
7.20.2.3 RESERVED	575
7.20.2.4 XFERCFG	576
7.21 LPC_DMA_COMMON_T Struct Reference	576
7.21.1 Detailed Description	576
7.21.2 Field Documentation	576
7.21.2.1 ABORT	576
7.21.2.2 ACTIVE	577
7.21.2.3 BUSY	577
7.21.2.4 ENABLECLR	577
7.21.2.5 ENABLESET	577
7.21.2.6 ERRINT	577
7.21.2.7 INTA	577

Ixxiv

7.21.2.8	8 INTB	577
7.21.2.9	9 INTENCLR	577
7.21.2.1	10 INTENSET	577
7.21.2.1	11 RESERVED0	578
7.21.2.1	12 RESERVED1	578
7.21.2.1	13 RESERVED10	578
7.21.2.1	14 RESERVED2	578
7.21.2.1	15 RESERVED3	578
7.21.2.1	16 RESERVED4	578
7.21.2.1	17 RESERVED5	578
7.21.2.1	18 RESERVED6	578
7.21.2.1	19 RESERVED7	578
7.21.2.2	20 RESERVED8	578
7.21.2.2	21 RESERVED9	578
7.21.2.2	22 SETTRIG	578
7.21.2.2	23 SETVALID	579
7.22 LPC_DMA_T St	truct Reference	579
7.22.1 Detailed	d Description	579
	ocumentation	
	1 CTRL	
7.22.2.2	2 DMACH	579
7.22.2.3	3 DMACOMMON	579
7.22.2.4	4 INTSTAT	579
7.22.2.5	5 RESERVED0	580
7.22.2.6	6 RESERVED2	580
7.22.2.7	7 SRAMBASE	580
7.23 LPC_DMIC_Cha	nannel_Type Struct Reference	580
7.23.1 Detailed	d Description	580
7.24 LPC_DMIC_T S	Struct Reference	580
7.24.1 Detailed	d Description	580
7.25 LPC_GPIO_T S	Struct Reference	581
7.25.1 Detailed	d Description	581
7.25.2 Field Do	ocumentation	581
7.25.2.1	1 B	581
7.25.2.2	2 CLR	582
7.25.2.3	3 DIR	582
7.25.2.4	4 MASK	582
7.25.2.5	5 MPIN	582
7.25.2.6	6 NOT	582
7.25.2.7	7 PIN	582

	7.25.2.8	SET 58	2
	7.25.2.9	W 58	2
7.26 LPC_G	PIOGROL	JPINT_T Struct Reference	2
7.26.1	Detailed I	Description	3
7.26.2	Field Doo	umentation	3
	7.26.2.1	CTRL	3
		PORT_ENA	
	7.26.2.3	PORT_POL	3
	7.26.2.4	RESERVED0	3
	7.26.2.5	RESERVED1	3
7.27 LPC_I2	2S_T Struc	t Reference	3
7.27.1	Detailed I	Description	3
7.27.2	Field Doo	umentation	4
	7.27.2.1	CFG1	4
	7.27.2.2	CFG2	4
	7.27.2.3	DIV	4
	7.27.2.4	FIFOCFG	4
	7.27.2.5	FIFOINTENCLR	4
	7.27.2.6	FIFOINTENSET	5
	7.27.2.7	FIFOINTSTAT 58	5
	7.27.2.8	FIFORD	5
	7.27.2.9	FIFORD48HNOPOP	5
	7.27.2.10	FIFORDNOPOP	5
	7.27.2.11	FIFOSTAT	5
	7.27.2.12	FIFOTRIG	5
	7.27.2.13	FIFOWR	5
	7.27.2.14	PID	5
	7.27.2.15	PSELID	6
	7.27.2.16	RESERVED0	6
	7.27.2.17	RESERVED00	6
	7.27.2.18	RESERVED0A	6
	7.27.2.19	RESERVED5	6
	7.27.2.20	STAT	6
7.28 LPC_IN	NMUX_T S	truct Reference	6
7.28.1	Detailed I	Description	6
7.28.2	Field Doo	umentation	57
	7.28.2.1	DMA_ITRIG_INMUX	57
	7.28.2.2	DMA_OTRIG_INMUX	57
	7.28.2.3	FREQMEAS_REF	57
	7.28.2.4	FREQMEAS_TARGET 58	57

lxxvi CONTENTS

|      |        | 7.28.2.5   | PINTS    | EL        |      | <br> | 587 |
|------|--------|------------|----------|-----------|------|------|------|------|------|------|------|------|-----|
|      |        | 7.28.2.6   | RESE     | RVED1     |      | <br> | 587 |
|      |        | 7.28.2.7   | RESE     | RVED2     |      | <br> | 587 |
|      |        | 7.28.2.8   | RESE     | RVED3     |      | <br> | 587 |
| 7.29 | LPC_IC | DCON_T S   | Struct R | eference  |      | <br> | 588 |
|      | 7.29.1 | Detailed   | Descrip  | tion      |      | <br> | 588 |
|      | 7.29.2 | Field Doo  | cumenta  | ition     |      | <br> | 588 |
|      |        | 7.29.2.1   | PIO .    |           |      | <br> | 588 |
| 7.30 | LPC_N  | BOX_T S    | truct Re | ference   |      | <br> | 588 |
|      | 7.30.1 | Detailed   | Descrip  | tion      |      | <br> | 588 |
|      | 7.30.2 | Field Doo  | cumenta  | ition     |      | <br> | 588 |
|      |        | 7.30.2.1   | BOX      |           |      | <br> | 588 |
|      |        | 7.30.2.2   | MUTE     | X         |      | <br> | 588 |
|      |        | 7.30.2.3   | RESE     | RVED1     |      | <br> | 589 |
|      |        | 7.30.2.4   | RESE     | RVED2     |      | <br> | 589 |
| 7.31 | LPC_N  | BOXIRQ_    | _T Struc | t Refere  | nce  | <br> | 589 |
|      | 7.31.1 | Detailed   | Descrip  | tion      |      | <br> | 589 |
|      | 7.31.2 | Field Doo  | cumenta  | ition     |      | <br> | 589 |
|      |        | 7.31.2.1   | IRQ .    |           |      | <br> | 589 |
|      |        | 7.31.2.2   | IRQCL    | .R        |      | <br> | 589 |
|      |        | 7.31.2.3   | IRQSE    | Τ         |      | <br> | 589 |
|      |        | 7.31.2.4   | RESE     | RVED .    |      | <br> | 589 |
| 7.32 | LPC_N  | IRT_CH_T   | T Struct | Referen   | ce . | <br> | 590 |
|      | 7.32.1 | Detailed   | Descrip  | tion      |      | <br> | 590 |
|      | 7.32.2 | Field Doo  | cumenta  | ition     |      | <br> | 590 |
|      |        | 7.32.2.1   | CTRL     |           |      | <br> | 590 |
|      |        | 7.32.2.2   | INTVA    | L         |      | <br> | 590 |
|      |        | 7.32.2.3   | STAT     |           |      | <br> | 590 |
|      |        | 7.32.2.4   | TIMEF    | <b></b> . |      | <br> | 590 |
| 7.33 | LPC_N  | IRT_T Stru | uct Refe | rence     |      | <br> | 590 |
|      | 7.33.1 | Detailed   | Descrip  | tion      |      | <br> | 590 |
|      | 7.33.2 | Field Doo  | cumenta  | ition     |      | <br> | 591 |
|      |        | 7.33.2.1   | CHAN     | NEL .     |      | <br> | 591 |
|      |        | 7.33.2.2   | IDLE_    | CH        |      | <br> | 591 |
|      |        | 7.33.2.3   | IRQ_F    | LAG .     |      | <br> | 591 |
|      |        | 7.33.2.4   | MODO     | FG        |      | <br> | 591 |
|      |        | 7.33.2.5   | unuse    | <b></b>   |      | <br> | 591 |
| 7.34 | LPC_P  | IN_INT_T   | Struct F | Reference | e .  | <br> | 591 |
|      | 7.34.1 | Detailed   | Descrip  | tion .    |      | <br> | 591 |
|      | 7.34.2 | Field Doo  | cumenta  | ition .   |      | <br> | 592 |

	7.34.2.1 CIENF
	7.34.2.2 CIENR
	7.34.2.3 FALL
	7.34.2.4 IENF
	7.34.2.5 IENR
	7.34.2.6 ISEL
	7.34.2.7 IST
	7.34.2.8 PMCFG
	7.34.2.9 PMCTRL
	7.34.2.10 PMSRC
	7.34.2.11 RISE
	7.34.2.12 SIENF
	7.34.2.13 SIENR
7.35 LPC_F	PMU_T Struct Reference
7.35.1	Detailed Description
7.35.2	Field Documentation
	7.35.2.1 BODCTRL
	7.35.2.2 RESERVED0
7.36 LPC_F	ROM_API_T Struct Reference
7.36.1	Detailed Description
7.36.2	Field Documentation
	7.36.2.1 reserved_adcaltd
	7.36.2.2 reserved_clib
	7.36.2.3 reserved_div
	7.36.2.4 reserved_dmaaltd
	7.36.2.5 reserved_flexcomm
	7.36.2.6 reserved_i2cm
	7.36.2.7 reserved_i2cmon
	7.36.2.8 reserved_i2cs
	7.36.2.9 reserved_power
	7.36.2.10 reserved_spim
	7.36.2.11 reserved_spis
	7.36.2.12 reserved_uartalt
	7.36.2.13 reserved_usart
	7.36.2.14 usbdApiBase
7.37 LPC_F	RTC_T Struct Reference
7.37.1	Detailed Description
7.37.2	Field Documentation
	7.37.2.1 COUNT
	7.37.2.2 CTRL

Ixxviii CONTENTS

	7.37.2.3 MATCH
	7.37.2.4 WAKE
7.38 LPC_S	CT_T Struct Reference
7.38.1	Detailed Description
7.38.2	Field Documentation
	7.38.2.1 "@20
	7.38.2.2 "@22
	7.38.2.3 "@24
	7.38.2.4 "@26
	7.38.2.5 CAP
	7.38.2.6 CAPCTRL
	7.38.2.7 CLR
	7.38.2.8 CONEN
	7.38.2.9 CONFIG
	7.38.2.10 CONFLAG
	7.38.2.11 COUNT_H
	7.38.2.12 COUNT_L
	7.38.2.13 COUNT_U
	7.38.2.14 CTRL
	7.38.2.15 CTRL_H
	7.38.2.16 CTRL_L
	7.38.2.17 CTRL_U
	7.38.2.18 DMA0REQUEST
	7.38.2.19 DMA1REQUEST
	7.38.2.20 EVEN
	7.38.2.21 EVENT
	7.38.2.22 EVFLAG
	7.38.2.23 H
	7.38.2.24 HALT_H
	7.38.2.25 HALT_L
	7.38.2.26 INPUT
	7.38.2.27 L
	7.38.2.28 LIMIT_H
	7.38.2.29 LIMIT_L
	7.38.2.30 MATCH
	7.38.2.31 MATCHREL
	7.38.2.32 MODULECONTENT
	7.38.2.33 OUT
	7.38.2.34 OUTPUT
	7.38.2.35 OUTPUTDIRCTRL

7.38.2.36 REGMODE_H	(	602
7.38.2.37 REGMODE_L	(	602
7.38.2.38 RES	(	602
7.38.2.39 RESERVED1	(	602
7.38.2.40 RESERVED10	(	602
7.38.2.41 RESERVED2	(	602
7.38.2.42 RESERVED3	(	603
7.38.2.43 RESERVED6	(	603
7.38.2.44 RESERVED9	(	603
7.38.2.45 SET	(	603
7.38.2.46 START_H	(	603
7.38.2.47 START_L	(	603
7.38.2.48 STATE	(	603
7.38.2.49 STATE_H	(	603
7.38.2.50 STATE_L	(	603
7.38.2.51 STOP_H	(	603
7.38.2.52 STOP_L	(	604
7.38.2.53 U	(	604
7.39 LPC_SPI_T Struct Reference	(	604
7.39.1 Detailed Description	(	604
7.39.2 Field Documentation	(	604
7.39.2.1 CFG	(	604
7.39.2.2 DIV	(	605
7.39.2.3 DLY	(	605
7.39.2.4 FIFOCFG	(	605
7.39.2.5 FIFOINTENCLR	(	605
7.39.2.6 FIFOINTENSET	(	605
7.39.2.7 FIFOINTSTAT	(	605
7.39.2.8 FIFORD	(	605
7.39.2.9 FIFORDNOPOP	(	605
7.39.2.10 FIFOSTAT	(	605
7.39.2.11 FIFOTRIG	(	606
7.39.2.12 FIFOWR	(	606
7.39.2.13 INTENCLR	(	606
7.39.2.14 INTENSET	(	606
7.39.2.15 INTSTAT	(	606
7.39.2.16 PID	(	606
7.39.2.17 PSELID	(	606
7.39.2.18 RESERVED0	(	606
7.39.2.19 RESERVED1	(	606

IXXX

7.39.2.20 STAT	07
7.40 LPC_SYSCON_T Struct Reference	07
7.40.1 Detailed Description	07
7.40.2 Field Documentation	09
7.40.2.1 ADGCLKDIV	09
7.40.2.2 ADCCLKSEL	09
7.40.2.3 AHBCLKCTRL	09
7.40.2.4 AHBCLKCTRLCLR	09
7.40.2.5 AHBCLKCTRLSET	09
7.40.2.6 AHBCLKDIV	09
7.40.2.7 AHBMATPRIO	09
7.40.2.8 ASYNCAPBCTRL	10
7.40.2.9 AUTOCGOR	10
7.40.2.10 CLKOUTDIV	10
7.40.2.11 CLKOUTSELA	10
7.40.2.12 CPBOOT	10
7.40.2.13 CPCTRL	10
7.40.2.14 CPSTACK	10
7.40.2.15 CPSTAT	10
7.40.2.16 DEVICE_ID	10
7.40.2.17 DMICCLKDIV	11
7.40.2.18 DMICCLKSEL	11
7.40.2.19 FLASHCFG	11
7.40.2.20 FREQMECTRL	11
7.40.2.21 FRGCLKSEL	11
7.40.2.22 FRGCTRL	11
7.40.2.23 FROCTRL	11
7.40.2.24 FXCOMCLKSEL	11
7.40.2.25 JTAGIDCODE	11
7.40.2.26 MAINCLKSELA	12
7.40.2.27 MAINCLKSELB	12
7.40.2.28 MCLKCLKSEL	12
7.40.2.29 MCLKDIV	12
7.40.2.30 MCLKIO	12
7.40.2.31 NMISRC	12
7.40.2.32 PDRUNCFG	12
7.40.2.33 PDRUNCFGCLR	12
7.40.2.34 PDRUNCFGSET	12
7.40.2.35 PIOPORCAP	13
7.40.2.36 PIORESCAP	13

7.40.2.37 PRESETCTRL	. 613
7.40.2.38 PRESETCTRLCLR	. 613
7.40.2.39 PRESETCTRLSET	. 613
7.40.2.40 RESERVED0	. 613
7.40.2.41 RESERVED1	. 613
7.40.2.42 RESERVED10	. 613
7.40.2.43 RESERVED11	. 613
7.40.2.44 RESERVED12	. 613
7.40.2.45 RESERVED13	. 613
7.40.2.46 RESERVED14	. 614
7.40.2.47 RESERVED15	. 614
7.40.2.48 RESERVED16	. 614
7.40.2.49 RESERVED16A	. 614
7.40.2.50 RESERVED17	. 614
7.40.2.51 RESERVED18	. 614
7.40.2.52 RESERVED19	. 614
7.40.2.53 RESERVED2	. 614
7.40.2.54 RESERVED20	. 614
7.40.2.55 RESERVED21	. 614
7.40.2.56 RESERVED22	. 614
7.40.2.57 RESERVED23	. 614
7.40.2.58 RESERVED24	. 615
7.40.2.59 RESERVED25	. 615
7.40.2.60 RESERVED26	. 615
7.40.2.61 RESERVED27	. 615
7.40.2.62 RESERVED28	. 615
7.40.2.63 RESERVED29	. 615
7.40.2.64 RESERVED3	. 615
7.40.2.65 RESERVED30	. 615
7.40.2.66 RESERVED31	. 615
7.40.2.67 RESERVED32	. 615
7.40.2.68 RESERVED33	. 615
7.40.2.69 RESERVED34	. 615
7.40.2.70 RESERVED35	. 616
7.40.2.71 RESERVED36	. 616
7.40.2.72 RESERVED37	. 616
7.40.2.73 RESERVED4	. 616
7.40.2.74 RESERVED5	. 616
7.40.2.75 RESERVED6	. 616
7.40.2.76 RESERVED7	. 616

Ixxxii CONTENTS

16
16
16
16
17
17
17
17
17
17
17
17
17
18
18
18
18
18
18
18
18
18
19
19
19
19
19
19
19
20
20
20
20
20
20
20
20
20
21
21
1111111111111111111111

7.42.1	Detailed Description	321
7.42.2	Field Documentation	321
	7.42.2.1 ADDR	321
	7.42.2.2 BRG	321
	7.42.2.3 CFG	322
	7.42.2.4 CTL	322
	7.42.2.5 FIFOCFG	322
	7.42.2.6 FIFOINTENCLR	322
	7.42.2.7 FIFOINTENSET	322
	7.42.2.8 FIFOINTSTAT	322
	7.42.2.9 FIFORD	322
	7.42.2.10 FIFORDNOPOP	322
	7.42.2.11 FIFOSTAT	322
	7.42.2.12 FIFOTRIG	323
	7.42.2.13 FIFOWR	323
	7.42.2.14 INTENCLR	323
	7.42.2.15 INTENSET	323
	7.42.2.16 INTSTAT	323
	7.42.2.17 OSR	323
	7.42.2.18 PID	323
	7.42.2.19 PSELID	323
	7.42.2.20 STAT	323
7.43 LPC_U	JTICK_T Struct Reference	324
7.43.1	Detailed Description	324
7.43.2	Field Documentation	324
	7.43.2.1 CTRL	324
	7.43.2.2 STATUS	324
7.44 LPC_V	WWDT_T Struct Reference	324
7.44.1	Detailed Description	324
7.44.2	Field Documentation	325
	7.44.2.1 FEED	325
	7.44.2.2 MOD	325
	7.44.2.3 RESERVED0	325
	7.44.2.4 TC	325
	7.44.2.5 TV	325
	7.44.2.6 WARNINT	325
	7.44.2.7 WINDOW	325
7.45 NVIC_	Type Struct Reference	325
7.45.1	Detailed Description	325
7.45.2	Field Documentation	326

IXXXIV

	7.45.2.1 IABR
	7.45.2.2 ICER
	7.45.2.3 ICPR
	7.45.2.4 IP
	7.45.2.5 IP
	7.45.2.6 ISER
	7.45.2.7 ISPR
	7.45.2.8 RESERVED0
	7.45.2.9 RESERVED2
	7.45.2.10 RESERVED3
	7.45.2.11 RESERVED4
	7.45.2.12 RESERVED5
	7.45.2.13 RSERVED1
	7.45.2.14 STIR
7.46 PINMU	JX_GRP_T Struct Reference
7.46.1	Detailed Description
7.46.2	Field Documentation
	7.46.2.1 modefunc
	7.46.2.2 pin
	7.46.2.3 port
7.47 PINTA	ABLE_T Struct Reference
7.47.1	Detailed Description
7.47.2	Field Documentation
	7.47.2.1 crc32_len
	7.47.2.2 crc32_val
	7.47.2.3 hostlrqPortPin
	7.47.2.4 hostMisoPortPin
	7.47.2.5 hostMosiPortPin
	7.47.2.6 hostSckPortPin
	7.47.2.7 hostSselPortPin
	7.47.2.8 ifSel
	7.47.2.9 img_type
	7.47.2.10 marker
	7.47.2.11 version
	7.47.2.12 xorVal
7.48 PLL_C	CONFIG_T Struct Reference
7.48.1	Detailed Description
7.48.2	Field Documentation
	7.48.2.1 desiredRate
	7.48.2.2 flags

	7.48.2.3	InputRate	. 630
	7.48.2.4	mfDither	. 630
	7.48.2.5	ss_mc	. 630
	7.48.2.6	ss_mf	. 631
	7.48.2.7	ss_mr	. 631
7.49 PLL_S	ETUP_T S	Struct Reference	. 631
7.49.1	Detailed I	Description	. 631
7.49.2	Field Doo	cumentation	. 631
	7.49.2.1	flags	. 631
	7.49.2.2	pllRate	. 631
	7.49.2.3	SYSPLLCTRL	. 632
	7.49.2.4	SYSPLLNDEC	. 632
	7.49.2.5	SYSPLLPDEC	. 632
	7.49.2.6	SYSPLLSSCTRL	. 632
7.50 REQUI	EST_TYPE	E Union Reference	. 632
7.50.1	Detailed I	Description	. 632
7.50.2	Field Doo	cumentation	. 632
	7.50.2.1	$B \ldots \ldots$	. 632
	7.50.2.2	BM	. 632
7.51 RINGB	UFF_T Str	ruct Reference	. 633
7 5 1 1	Detelled	Description	
7.51.1	Detailed	Description	. 633
		cumentation	
	Field Doo	•	. 633
	Field Doo 7.51.2.1	cumentation	. 633
	Field Doo 7.51.2.1 7.51.2.2	copy	. 633 . 633
	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3	count	. 633 . 633 . 633
	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4	count	. 633 . 633 . 633 . 633
	Field Doc 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5	copy	. 633 . 633 . 633 . 633 . 633
7.51.2	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6	copy count data head itemSz	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li></ul>
7.51.2 7.52 SCB_T	Field Doc 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct	copy count data head itemSz tail tail	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I	copy count data head itemSz tail Reference	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doc 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I	copy  count  data  head  itemSz  tail  Reference  Description	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doc 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doc 7.52.2.1	copy count data head itemSz tail Reference Description cumentation	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li><li>634</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2	copy count data head itemSz tail Reference Description cumentation ADR	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li><li>634</li><li>634</li><li>634</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2 7.52.2.3	copy count data head itemSz tail Reference Description cumentation ADR AFSR	<ul><li>633</li><li>633</li><li>633</li><li>633</li><li>634</li><li>634</li><li>634</li><li>634</li><li>634</li><li>634</li></ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2 7.52.2.3 7.52.2.4	count	<ul> <li>633</li> <li>633</li> <li>633</li> <li>633</li> <li>633</li> <li>634</li> <li>634</li> <li>634</li> <li>634</li> <li>635</li> </ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2 7.52.2.3 7.52.2.4 7.52.2.5	comentation  copy  count  data  head  itemSz  tail  Reference  Description  cumentation  ADR  AFSR  AFSR.  AIRCR  BFAR.	. 633 . 633 . 633 . 633 . 634 . 634 . 634 . 634 . 635
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2 7.52.2.3 7.52.2.4 7.52.2.5 7.52.2.6	comentation  copy  count  data  head  itemSz  tail  Reference  Description  cumentation  ADR  AFSR  AIRCR  BFAR  CCCR	<ul> <li>633</li> <li>633</li> <li>633</li> <li>633</li> <li>634</li> <li>634</li> <li>634</li> <li>634</li> <li>635</li> <li>635</li> </ul>
7.51.2 7.52 SCB_T 7.52.1	Field Doo 7.51.2.1 7.51.2.2 7.51.2.3 7.51.2.4 7.51.2.5 7.51.2.6 Type Struct Detailed I Field Doo 7.52.2.1 7.52.2.2 7.52.2.3 7.52.2.4 7.52.2.5 7.52.2.6 7.52.2.7	copy count data head itemSz tail Reference Description cumentation ADR AFSR AIRCR BFAR CCR CFSR	<ul> <li>633</li> <li>633</li> <li>633</li> <li>633</li> <li>633</li> <li>634</li> <li>634</li> <li>634</li> <li>635</li> <li>635</li> </ul>

IXXXVI

		7.52.2.10	) DF	SR .						 		 	 	 	 	 	 	635
		7.52.2.11	HF	SR .						 		 	 	 	 	 	 	635
		7.52.2.12	2 ICS	§R						 		 	 	 	 	 	 	635
		7.52.2.13	3 ISA	۱R						 		 	 	 	 	 	 	636
		7.52.2.14	I MN	1FAR						 		 	 	 	 	 	 	636
		7.52.2.15	5 MN	1FR						 		 	 	 	 	 	 	636
		7.52.2.16	3 PF	R						 		 	 	 	 	 	 	636
		7.52.2.17	' RE	SERV	/ED0	) .				 		 	 	 	 	 	 	636
		7.52.2.18	RE	SERV	/ED1					 		 	 	 	 	 	 	636
		7.52.2.19	) SC	R						 		 	 	 	 	 	 	636
		7.52.2.20	) SH	CSR.						 		 	 	 	 	 	 	636
		7.52.2.21	SH	P						 	-	 	 	 	 	 	 	636
		7.52.2.22	SH	Ρ						 		 	 	 	 	 	 	636
		7.52.2.23	3 VT	OR .						 		 	 	 	 	 	 	637
7.53 S	CnSCI	B_Type S	truct	Refe	rence	е.				 		 	 	 	 	 	 	637
7	.53.1	Detailed I	Desc	cription	n.					 		 	 	 	 	 	 	637
7	.53.2	Field Doc	cume	entatio	n .					 		 	 	 	 	 	 	637
		7.53.2.1	AC	TLR .						 		 	 	 	 	 	 	637
		7.53.2.2	ICT	īR .						 		 	 	 	 	 	 	637
		7.53.2.3	RE	SERV	/ED0					 		 	 	 	 	 	 	637
7.54 S	PI_CF	GSETUP	_T S	Struct	Refe	ren	се			 		 	 	 	 	 	 	637
7	.54.1	Detailed I	Desc	criptio	n .					 		 	 	 	 	 	 	637
7	.54.2	Field Doc	cume	entatio	n .					 		 	 	 	 	 	 	638
		7.54.2.1	Isbl	First .						 		 	 	 	 	 	 	638
		7.54.2.2	ma	ster .						 		 	 	 	 	 	 	638
		7.54.2.3	mo	de						 		 	 	 	 	 	 	638
		7.54.2.4	res	erved						 		 	 	 	 	 	 	638
7.55 S	PIM_C	ELAY_C	ONF	IG_T	Stru	ct F	Refe	erer	nce	 		 	 	 	 	 	 	638
7	.55.1	Detailed I	Desc	criptio	n.					 		 	 	 	 	 	 	638
7	.55.2	Field Doo	cume	entatio	n .					 		 	 	 	 	 	 	639
		7.55.2.1	Fra	ımeDe	elay					 		 	 	 	 	 	 	639
		7.55.2.2	Pos	stDela	y .					 		 	 	 	 	 	 	639
		7.55.2.3	Pre	Delay	٠					 		 	 	 	 	 	 	639
		7.55.2.4	Tra	nsfer[	Delay					 		 	 	 	 	 	 	639
7.56 S	PIM_X	(FER_T S	Struc	t Refe	renc	е.				 		 	 	 	 	 	 	639
7	.56.1	Detailed I	Desc	criptio	n.					 		 	 	 	 	 	 	639
7	.56.2	Field Doo	cume	entatio	n .					 		 	 	 	 	 	 	640
		7.56.2.1	dat	aWidt	h .					 		 	 	 	 	 	 	640
		7.56.2.2	eve	entCB						 		 	 	 	 	 	 	640
		7.56.2.3	opt	ion .						 		 	 	 	 	 	 	640

	7.56.2.4 rxCount
	7.56.2.5 rxData
	7.56.2.6 rxIndex
	7.56.2.7 sselNum
	7.56.2.8 state
	7.56.2.9 txCount
	7.56.2.10 txData
	7.56.2.11 txIndex
	7.56.2.12 usrData
	XFER_T Struct Reference
	Detailed Description
7.57.2	Field Documentation
	7.57.2.1 dataWidth
	7.57.2.2 eventCB
	7.57.2.3 rxCount
	7.57.2.4 rxData
	7.57.2.5 rxIndex
	7.57.2.6 ss_count
	7.57.2.7 ss_state
	7.57.2.8 sselNum
	7.57.2.9 thresCount
	7.57.2.10 txCount
	7.57.2.11 txData
7 EQ QuoTic	ck_Type Struct Reference
_	Detailed Description
	Field Documentation
7.00.2	7.58.2.1 CALIB
	7.58.2.2 CTRL
	7.58.2.3 LOAD
	7.58.2.4 VAL
7.59 TPI T	ype Struct Reference
	Detailed Description
	Field Documentation
	7.59.2.1 ACPR
	7.59.2.2 CLAIMCLR
	7.59.2.3 CLAIMSET
	7.59.2.4 CSPSR
	7.59.2.5 DEVID
	7.59.2.6 DEVTYPE

Ixxxviii CONTENTS

7.59.2.	7 FFCR	645
7.59.2.	8 FFSR	645
7.59.2.9	9 FIFO0	645
7.59.2.	10 FIFO1	646
7.59.2.	11 FSCR	646
7.59.2.	12 ITATBCTR0	646
7.59.2.	13 ITATBCTR2	646
7.59.2.	14 ITCTRL	646
7.59.2.	15 RESERVED0	646
7.59.2.	16 RESERVED1	646
7.59.2.	17 RESERVED2	646
7.59.2.	18 RESERVED3	646
7.59.2.	19 RESERVED4	646
7.59.2.	20 RESERVED5	646
7.59.2.	21 RESERVED7	647
7.59.2.	22 SPPR	647
7.59.2.	23 SSPSR	647
7.59.2.	24 TRIGGER	647
7.60 UART_BAUD_	T Struct Reference	647
7.60.1 Detaile	d Description	647
7.60.2 Field D	ocumentation	648
7.60.2.	1 baud	648
7.60.2.	2 clk	648
7.60.2.	3 div	648
7.60.2.4	4 mul	648
7.60.2.	5 ovr	648
	TICS_T Struct Reference	
	d Description	
7.61.2 Field D	ocumentation	649
7.61.2.		
7.61.2.	<del></del>	
7.61.2.	•	
7.61.2.	<del>-</del>	
7.61.2.	5 lvl_tx	649
7.61.2.0	6 uart_break	649
7.61.2.	7 uart_cts	649
7.61.2.8		
	9 uart_err_frame	
	10 uart_err_parity	
7.61.2.	11 uart_err_rx_noise	650

7.61.2.12 uart_start	350
7.62 USB_COMMON_DESCRIPTOR Struct Reference	350
7.62.1 Detailed Description	350
7.62.2 Field Documentation	350
7.62.2.1 bDescriptorType	350
7.62.2.2 bLength	351
7.63 USB_CONFIGURATION_DESCRIPTOR Struct Reference	351
7.63.1 Detailed Description	351
7.63.2 Field Documentation	351
7.63.2.1 bConfigurationValue	351
7.63.2.2 bDescriptorType	351
7.63.2.3 bLength	351
7.63.2.4 bmAttributes	351
7.63.2.5 bMaxPower	352
7.63.2.6 bNumInterfaces	352
7.63.2.7 iConfiguration	352
7.63.2.8 wTotalLength	352
7.64 USB_DEVICE_DESCRIPTOR Struct Reference	352
7.64.1 Detailed Description	352
7.64.2 Field Documentation	353
7.64.2.1 bcdDevice	353
7.64.2.2 bcdUSB	353
7.64.2.3 bDescriptorType	353
7.64.2.4 bDeviceClass	353
7.64.2.5 bDeviceProtocol	353
7.64.2.6 bDeviceSubClass	354
7.64.2.7 bLength	354
7.64.2.8 bMaxPacketSize0	354
7.64.2.9 bNumConfigurations	354
7.64.2.10 idProduct	354
7.64.2.11 idVendor	354
7.64.2.12 iManufacturer	354
7.64.2.13 iProduct	354
7.64.2.14 iSerialNumber	355
7.65 USB_DEVICE_QUALIFIER_DESCRIPTOR Struct Reference	355
7.65.1 Detailed Description	355
7.65.2 Field Documentation	355
7.65.2.1 bcdUSB	655
7.65.2.2 bDescriptorType	655
7.65.2.3 bDeviceClass	355

xc CONTENTS

		7.65.2.4	bDeviceProtocol	655
		7.65.2.5	bDeviceSubClass	656
		7.65.2.6	bLength	656
		7.65.2.7	bMaxPacketSize0	656
		7.65.2.8	bNumConfigurations	656
		7.65.2.9	bReserved	656
7.66	USB_E	NDPOINT	DESCRIPTOR Struct Reference	656
	7.66.1	Detailed	Description	656
	7.66.2	Field Doo	cumentation	657
		7.66.2.1	bDescriptorType	657
		7.66.2.2	bEndpointAddress	657
		7.66.2.3	bInterval	657
		7.66.2.4	bLength	657
		7.66.2.5	bmAttributes	657
		7.66.2.6	wMaxPacketSize	658
7.67	USB_I	AD_DESC	RIPTOR Struct Reference	659
	7.67.1	Detailed	Description	659
	7.67.2	Field Doo	cumentation	659
		7.67.2.1	bDescriptorType	659
		7.67.2.2	bFirstInterface	659
		7.67.2.3	bFunctionClass	659
		7.67.2.4	bFunctionProtocol	659
		7.67.2.5	bFunctionSubClass	659
		7.67.2.6	bInterfaceCount	660
		7.67.2.7	bLength	660
		7.67.2.8	iFunction	660
7.68	USB_II	NTERFAC	E_DESCRIPTOR Struct Reference	660
	7.68.1	Detailed	Description	660
	7.68.2	Field Doo	cumentation	660
		7.68.2.1	bAlternateSetting	660
		7.68.2.2	bDescriptorType	660
		7.68.2.3	bInterfaceClass	661
		7.68.2.4	bInterfaceNumber	661
		7.68.2.5	bInterfaceProtocol	661
		7.68.2.6	bInterfaceSubClass	661
		7.68.2.7	bLength	661
		7.68.2.8	bNumEndpoints	661
		7.68.2.9	iInterface	661
7.69	USB_C	THER_SE	PEED_CONFIGURATION Struct Reference	662
	7.69.1	Detailed	Description	662

CONTENTS xci

	7.69.2	Field Documentation
		7.69.2.1 bConfigurationValue
		7.69.2.2 bDescriptorType
		7.69.2.3 bLength
		7.69.2.4 bmAttributes
		7.69.2.5 bMaxPower
		7.69.2.6 bNumInterfaces
		7.69.2.7   IConfiguration
		7.69.2.8 wTotalLength
7.70	USB_S	ETUP_PACKET Struct Reference
	7.70.1	Detailed Description
	7.70.2	Field Documentation
		7.70.2.1 bmRequestType
		7.70.2.2 bRequest
		7.70.2.3 windex
		7.70.2.4 wLength
		7.70.2.5 wValue
7.71	USB_S	TRING_DESCRIPTOR Struct Reference
	7.71.1	Detailed Description
	7.71.2	Field Documentation
		7.71.2.1 bDescriptorType
		7.71.2.2 bLength
		7.71.2.3 bString
7.72	WB_T	Struct Reference
	7.72.1	Detailed Description
	7.72.2	Field Documentation
		7.72.2.1 H
		7.72.2.2 L
7.73	WORD	BYTE Union Reference
	7.73.1	Detailed Description
	7.73.2	Field Documentation
		7.73.2.1 W
		7.73.2.2 WB
7.74	xPSR_	Type Union Reference
	7.74.1	Detailed Description
	7.74.2	Field Documentation
		7.74.2.1 _reserved0
		7.74.2.2 _reserved1
		7.74.2.3 b
		7.74.2.4 b

xcii CONTENTS

			7.74.2.5 C
			7.74.2.6 GE
			7.74.2.7 ISR
			7.74.2.8 IT
			7.74.2.9 N
			7.74.2.10 Q
			7.74.2.11 T
			7.74.2.12 V
			7.74.2.13 w
			7.74.2.14 Z
8	File	Docume	entation 669
•	8.1		kins/LPC5411x/lpc5411x/chip_5411x/inc/adc_5411x.h File Reference
	8.2		kins/LPC5411x/lpc5411x/chip_5411x/inc/chip.h File Reference
	8.3		kins/LPC5411x/lpc5411x/chip_5411x/inc/clock_5411x.h File Reference
	8.4		kins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis.h File Reference
	8.5		kins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis_5411x.h File Reference
	8.6		kins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis_5411x_m0.h File Reference
	8.7		kins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm0plus.h File Reference
	0.7	8.7.1	Detailed Description
		8.7.2	Macro Definition Documentation
		0.7.2	8.7.2.1 CM0PLUS CMSIS VERSION
			8.7.2.2CMOPLUS_CMSIS_VERSION_MAIN
			8.7.2.3CM0PLUS_CMSIS_VERSION_SUB
			8.7.2.4CORE_CM0PLUS_H_DEPENDANT
			8.7.2.5 CORE CM0PLUS H GENERIC
			8.7.2.6 CORTEX M
			8.7.2.7 FPU USED
			8.7.2.8l
			8.7.2.9 <u>IO</u>
			8.7.2.10 <u>O</u>
	8.8	C:/Jenl	
		8.8.1	Detailed Description
		8.8.2	Macro Definition Documentation
			8.8.2.1CM4_CMSIS_VERSION
			8.8.2.2CM4_CMSIS_VERSION_MAIN
			8.8.2.3CM4_CMSIS_VERSION_SUB
			8.8.2.4CORE_CM4_H_DEPENDANT
			8.8.2.5CORE_CM4_H_GENERIC
			8.8.2.6CORTEX_M

CONTENTS xciii

		8.8.2.7	J	695
		8.8.2.8	_10	695
		8.8.2.9	_0	695
8.9	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/core_cm4_simd.h File Reference	695
	8.9.1	Detailed Des	scription	695
	8.9.2	Macro Defin	ition Documentation	695
		8.9.2.1	_CORE_CM4_SIMD_H	695
8.10	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/core_cmFunc.h File Reference	696
	8.10.1	Detailed Des	scription	696
8.11	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/core_cmInstr.h File Reference	696
	8.11.1	Detailed Des	scription	696
8.12	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/cpuctrl_5411x.h File Reference	696
8.13	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/crc_5411x.h File Reference	697
8.14	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/dma_5411x.h File Reference	698
8.15	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/dma_service_5411x.h File Reference	701
8.16	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/dmic_5411x.h File Reference	702
8.17	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/error.h File Reference	703
	8.17.1	Macro Defin	ition Documentation	705
		8.17.1.1 C	OMPILE_TIME_ASSERT	705
		8.17.1.2 of	fsetof	705
	8.17.2	Enumeration	Type Documentation	705
		8.17.2.1 E	rrorCode_t	705
8.18	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/flexcomm_5411x.h File Reference	710
8.19	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/fpu_init.h File Reference	711
8.20	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/gpio_5411x.h File Reference	711
8.21	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/gpiogroup_5411x.h File Reference	712
8.22	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/i2c_common_5411x.h File Reference	713
8.23	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/i2cm_5411x.h File Reference	717
8.24	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/i2cs_5411x.h File Reference	718
8.25	C:/Jenl	kins/LPC5411	x/lpc5411x/chip_5411x/inc/i2s_5411x.h File Reference	720
	8.25.1	Macro Defin	ition Documentation	723
		8.25.1.1 D	MAREQ_I2S6_RX	723
		8.25.1.2 D	MAREQ_I2S6_TX	723
		8.25.1.3 D	MAREQ_I2S7_RX	723
		8.25.1.4 D	MAREQ_I2S7_TX	723
		8.25.1.5 I2	S6_IRQHandler	723
		8.25.1.6 I2	S6_IRQn	723
		8.25.1.7 I2	S7_IRQHandler	723
		8.25.1.8 I2	S7_IRQn	723
		8.25.1.9 l2	S_CFG1_2NDCOUNT	723

xciv CONTENTS

8.25.1.10 I2S_CFG1_DATALEN
8.25.1.11 I2S_CFG1_DATAPAUSE
8.25.1.12 I2S_CFG1_LEFTJUST
8.25.1.13 I2S_CFG1_MAINENABLE
8.25.1.14 I2S_CFG1_MODE
8.25.1.15 I2S_CFG1_MSTSLVCFG
8.25.1.16 I2S_CFG1_ONECHANNEL
8.25.1.17 I2S_CFG1_PDMDATA
8.25.1.18 I2S_CFG1_RIGHTLOW
8.25.1.19 I2S_CFG1_SCK_POL
8.25.1.20 I2S_CFG1_WS_POL
8.25.1.21 I2S_CFG2_FRAMELEN
8.25.1.22 I2S_CFG2_POSITION
8.25.1.23 I2S_FIFO_CFG_DMARX
8.25.1.24 I2S_FIFO_CFG_DMATX
8.25.1.25 I2S_FIFO_CFG_EMPTYRX
8.25.1.26 I2S_FIFO_CFG_EMPTYTX
8.25.1.27 I2S_FIFO_CFG_ENABLERX
8.25.1.28 I2S_FIFO_CFG_ENABLETX
8.25.1.29 I2S_FIFO_CFG_PACK48
8.25.1.30 I2S_FIFO_CFG_POPDBG
8.25.1.31 I2S_FIFO_CFG_SIZE
8.25.1.32 I2S_FIFO_CFG_TXI2SE0
8.25.1.33 I2S_FIFO_CFG_WAKERX
8.25.1.34 I2S_FIFO_CFG_WAKETX
8.25.1.35 I2S_FIFO_INT_BITMASK
8.25.1.36 I2S_FIFO_INT_PERINT
8.25.1.37 I2S_FIFO_INT_RXERR
8.25.1.38 I2S_FIFO_INT_RXLVL
8.25.1.39 I2S_FIFO_INT_TXERR
8.25.1.40 I2S_FIFO_INT_TXLVL
8.25.1.41 I2S_FIFO_STAT_PERINT
8.25.1.42 I2S_FIFO_STAT_RXERR
8.25.1.43 I2S_FIFO_STAT_RXFULL
8.25.1.44 I2S_FIFO_STAT_RXLVL
8.25.1.45 I2S_FIFO_STAT_RXNOTEMPTY
8.25.1.46 I2S_FIFO_STAT_TXEMPTY
8.25.1.47 I2S_FIFO_STAT_TXERR
8.25.1.48 I2S_FIFO_STAT_TXLVL
8.25.1.49 I2S_FIFO_STAT_TXNOTFULL

CONTENTS xcv

	8.25.1.50	I2S_FIFO_TRIG_RXLVL	728
	8.25.1.51	I2S_FIFO_TRIG_RXLVLENA	728
	8.25.1.52	I2S_FIFO_TRIG_TXLVL	728
	8.25.1.53	I2S_FIFO_TRIG_TXLVLENA	728
	8.25.1.54	I2S_STAT_BUSY	728
	8.25.1.55	I2S_STAT_LR	729
	8.25.1.56	I2S_STAT_PAUSED	729
	8.25.1.57	I2S_STAT_SLVFRMERR	729
	8.25.1.58	LPC_I2S6	729
	8.25.1.59	LPC_I2S6_BASE	729
	8.25.1.60	LPC_I2S7	729
	8.25.1.61	LPC_I2S7_BASE	729
8.25.2	Enumerat	ion Type Documentation	729
	8.25.2.1	I2S_DIR_T	729
	8.25.2.2	I2S_FIFO_CMD_T	729
	8.25.2.3	I2S_MODE_T	730
	8.25.2.4	I2S_MSTSLVCFG_T	730
8.25.3	Function I	Documentation	730
	8.25.3.1	$Chip\_I2S\_ClearStatus(LPC\_I2S\_T *pI2S, uint32\_t \ stsMask) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	730
	8.25.3.2	Chip_I2S_CIrFIFOStatus(LPC_I2S_T *pI2S, uint32_t mask)	730
	8.25.3.3	Chip_I2S_Config(LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt)	731
	8.25.3.4	Chip_I2S_DeInit(LPC_I2S_T *pI2S)	731
	8.25.3.5	Chip_I2S_ErrorHandler(LPC_I2S_T *pI2S, I2S_STATISTICS_T *stat)	731
	8.25.3.6	Chip_I2S_FIFO_ClearStatus(LPC_I2S_T *pI2S, uint32_t mask)	732
	8.25.3.7	Chip_I2S_FIFO_CIrInterrupt(LPC_I2S_T *pI2S, uint32_t int_val)	733
	8.25.3.8	$\label{local_config}  \mbox{Chip\_I2S\_FIFO\_Config(LPC\_I2S\_T *pI2S, I2S\_AUDIO\_FORMAT\_T *fmt)}  .  .  .$	733
	8.25.3.9	$\label{local_control}                                    $	733
	8.25.3.10	$Chip\_I2S\_FIFO\_GetPendingInts(LPC\_I2S\_T *pI2S) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	733
	8.25.3.11	$\label{lem:chip_l2S_FIFO_SetInterrupt} \mbox{ $($LPC_l2S_T *pl2S$, uint32\_t int\_val) }  \dots \dots \dots \dots \mbo$	734
	8.25.3.12	Chip_I2S_GetFIFORxLevel(LPC_I2S_T *pI2S)	734
	8.25.3.13	Chip_I2S_GetFIFOStatus(LPC_I2S_T *pI2S)	734
	8.25.3.14	Chip_I2S_GetFIFOTrigLevel(LPC_I2S_T *pI2S)	734
	8.25.3.15	Chip_I2S_GetFIFOTxLevel(LPC_I2S_T *pI2S)	735
	8.25.3.16	Chip_I2S_GetStatus(LPC_I2S_T *pI2S)	735
	8.25.3.17	Chip_I2S_Init(LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt)	735
	8.25.3.18	Chip_I2S_Pause(LPC_I2S_T *pI2S)	735
	8.25.3.19	Chip_I2S_Play(LPC_I2S_T *pI2S)	736
	8.25.3.20	Chip_I2S_Receive(LPC_I2S_T *pI2S)	736
	8.25.3.21	Chip_I2S_RX_Init(LPC_I2S_T *pI2S)	736

xcvi CONTENTS

	8.25.3.22 Chip_I2S_Send(LPC_I2S_T *pI2S, uint32_t data)	736
	8.25.3.23 Chip_I2S_SetFIFOTrigLevel(LPC_I2S_T *pI2S, uint8_t tx_lvl, uint8_t rx_lvl)	737
	8.25.3.24 Chip_I2S_Start(LPC_I2S_T *pI2S)	737
	8.25.3.25 Chip_I2S_Stop(LPC_I2S_T *pI2S)	737
	8.25.3.26 Chip_I2S_TX_Init(LPC_I2S_T *pI2S)	738
8.26	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iap.h File Reference	738
8.27	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/inmux_5411x.h File Reference	739
8.28	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iocon_5411x.h File Reference	740
8.29	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_assert.h File Reference	741
	8.29.1 Macro Definition Documentation	741
	8.29.1.1 LPC_ASSERT	741
8.30	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_types.h File Reference	741
8.31	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mailbox_5411x.h File Reference	742
8.32	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mrt_5411x.h File Reference	743
8.33	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/packing.h File Reference	745
	8.33.1 Macro Definition Documentation	745
	8.33.1.1 ALIGNED	745
8.34	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pinint_5411x.h File Reference	745
8.35	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pintable_5411x.h File Reference	747
8.36	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pll_5411x.h File Reference	747
8.37	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pmu_5411x.h File Reference	749
8.38	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/power_lib_5411x.h File Reference	749
8.39	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/ring_buffer.h File Reference	750
8.40	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/romapi_5411x.h File Reference	751
8.41	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_5411x.h File Reference	751
8.42	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_ut.h File Reference	752
8.43	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_5411x.h File Reference	753
8.44	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_pwm_5411x.h File Reference	756
8.45	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spi_common_5411x.h File Reference	756
8.46	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spim_5411x.h File Reference	760
8.47	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spis_5411x.h File Reference	761
8.48	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/stopwatch.h File Reference	762
8.49	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/syscon_5411x.h File Reference	762
8.50	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/timer_5411x.h File Reference	765
8.51	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/uart_5411x.h File Reference	767
8.52	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/usbd.h File Reference	771
	8.52.1 Detailed Description	771
8.53	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/utick_5411x.h File Reference	774
8.54	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/wwdt_5411x.h File Reference	774
8.55	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/adc_5411x.c File Reference	775

CONTENTS xcvii

8.56	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/chip_5411x.c File Reference	776	
8.57	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/clock_5411x.c File Reference				
	8.57.1	Macro De	finition Documentation	777	
		8.57.1.1	WDT_FREQ_LOOKUP	777	
	8.57.2	Function	Documentation	777	
		8.57.2.1	$\label{lock_det_sync} Chip\_Clock\_GetAsyncSyscon\_ClockRate\_NoDiv(void) \ . \ . \ . \ . \ . \ . \ . \ . \ . \ $	777	
		8.57.2.2	Chip_Clock_GetMCLKClockRate(void)	777	
	8.57.3	Variable [	Documentation	777	
		8.57.3.1	mclk_in_rate	777	
8.58	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/dma_5411x.c File Reference	778	
8.59	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/dma_service_5411x.c File Reference	778	
	8.59.1	Macro De	finition Documentation	778	
		8.59.1.1	DMA_XFERCFG_DSTINC	778	
		8.59.1.2	DMA_XFERCFG_SRCINC	778	
		8.59.1.3	DMA_XFERCFG_WIDTH	779	
	8.59.2	Function	Documentation	779	
		8.59.2.1	Chip_DMASERVICE_ErrorHandler(void)	779	
	8.59.3	Variable [	Documentation	779	
		8.59.3.1	dma_pCallback_array	779	
		8.59.3.2	dma_service_error_cb	779	
8.60	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/dmic_5411x.c File Reference	779	
8.61	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/flexcomm_5411x.c File Reference	780	
8.62	2 C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/fpu_init.c File Reference				
8.63	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/i2cm_5411x.c File Reference	780	
8.64	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/i2cs_5411x.c File Reference	780	
8.65	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/i2s_5411x.c File Reference	781	
	8.65.1	Function	Documentation	781	
		8.65.1.1	$Chip\_I2S\_Config(LPC\_I2S\_T *pI2S, I2S\_AUDIO\_FORMAT\_T *fmt) \\ \ . \ . \ . \ . \ . \\$	781	
		8.65.1.2	$\label{lem:chip_l2S_ErrorHandler(LPC_l2S_T *pl2S, l2S_STATISTICS_T *stat)}  .  .  .$	781	
		8.65.1.3	$\label{lem:chip_l2S_FIFO_Config(LPC_l2S_T *pl2S, l2S_AUDIO_FORMAT_T *fmt)} \ . \ . \ .$	782	
		8.65.1.4	$\label{local_control}                                    $	782	
		8.65.1.5	Chip_I2S_Init(LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt)	782	
		8.65.1.6	$\label{eq:fifo_ctrl_rx(LPC_l2S_T*pl2S, l2S_FIFO_CMD_T cmd)} \ \dots \dots \dots \dots$	782	
		8.65.1.7	$\label{eq:fifo_ctrl_tx} \textit{fifo\_ctrl\_tx}(\texttt{LPC\_I2S\_T} * \texttt{pI2S}, \texttt{I2S\_FIFO\_CMD\_T} \; \texttt{cmd}) \; . \; . \; . \; . \; . \; . \; . \; . \; . \; $	783	
8.66	C:/Jenk	kins/LPC54	111x/lpc5411x/chip_5411x/src/iap.c File Reference	783	
8.67	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/pll_5411x.c File Reference	783	
	8.67.1	Macro De	finition Documentation	786	
		8.67.1.1	MVALMAX	786	
		8.67.1.2	NVALMAX	786	

xcviii CONTENTS

8.67.1.3 PLL0_SSCG_DITHER_VALUE
8.67.1.4 PLL0_SSCG_MC_COMP_VALUE
8.67.1.5 PLL0_SSCG_MF_FREQ_VALUE
8.67.1.6 PLL0_SSCG_MR_DEPTH_VALUE
8.67.1.7 PLL_CTRL_BANDSEL_SSCGREG_N
8.67.1.8 PLL_CTRL_BANDSEL_SSCGREG_N_P
8.67.1.9 PLL_CTRL_BYPASS
8.67.1.10 PLL_CTRL_BYPASS_FBDIV2
8.67.1.11 PLL_CTRL_BYPASS_FBDIV2_P
8.67.1.12 PLL_CTRL_BYPASS_P
8.67.1.13 PLL_CTRL_DIRECTI
8.67.1.14 PLL_CTRL_DIRECTI_P
8.67.1.15 PLL_CTRL_DIRECTO
8.67.1.16 PLL_CTRL_DIRECTO_P
8.67.1.17 PLL_CTRL_UPLIMOFF
8.67.1.18 PLL_CTRL_UPLIMOFF_P
8.67.1.19 PLL_LOWER_IN_LIMIT
8.67.1.20 PLL_MAX_CCO_FREQ_MHZ
8.67.1.21 PLL_MAX_IN_SSMODE
8.67.1.22 PLL_MAX_N_DIV
8.67.1.23 PLL_MIN_CCO_FREQ_MHZ
8.67.1.24 PLL_MIN_IN_SSMODE
8.67.1.25 PLL_NDEC_NREQ
8.67.1.26 PLL_NDEC_NREQ_P
8.67.1.27 PLL_NDEC_VAL_M
8.67.1.28 PLL_NDEC_VAL_P
8.67.1.29 PLL_NDEC_VAL_SET
8.67.1.30 PLL_PDEC_PREQ
8.67.1.31 PLL_PDEC_PREQ_P
8.67.1.32 PLL_PDEC_VAL_M
8.67.1.33 PLL_PDEC_VAL_P
8.67.1.34 PLL_PDEC_VAL_SET
8.67.1.35 PLL_SSCG0_MDEC_VAL_M
8.67.1.36 PLL_SSCG0_MDEC_VAL_P
8.67.1.37 PLL_SSCG0_MDEC_VAL_SET
8.67.1.38 PLL_SSCG0_MREQ
8.67.1.39 PLL_SSCG0_MREQ
8.67.1.40 PLL_SSCG0_MREQ_P
8.67.1.41 PLL_SSCG0_MREQ_P
8.67.1.42 PLL_SSCG0_SEL_EXT_SSCG_N

CONTENTS xcix

8.67.1.43 PLL_SSCG0_SEL_EXT_SSCG_N	790
8.67.1.44 PLL_SSCG0_SEL_EXT_SSCG_N_P	790
8.67.1.45 PLL_SSCG0_SEL_EXT_SSCG_N_P	790
8.67.1.46 PLL_SSCG1_DITHER	790
8.67.1.47 PLL_SSCG1_DITHER_P	790
8.67.1.48 PLL_SSCG1_MC_M	790
8.67.1.49 PLL_SSCG1_MC_P	790
8.67.1.50 PLL_SSCG1_MD_FRACT_M	790
8.67.1.51 PLL_SSCG1_MD_FRACT_P	790
8.67.1.52 PLL_SSCG1_MD_FRACT_SET	790
8.67.1.53 PLL_SSCG1_MD_INT_M	790
8.67.1.54 PLL_SSCG1_MD_INT_P	791
8.67.1.55 PLL_SSCG1_MD_INT_SET	791
8.67.1.56 PLL_SSCG1_MD_REQ	791
8.67.1.57 PLL_SSCG1_MD_REQ_P	791
8.67.1.58 PLL_SSCG1_MF_M	791
8.67.1.59 PLL_SSCG1_MF_P	791
8.67.1.60 PLL_SSCG1_MOD_PD_SSCGCLK_N	791
8.67.1.61 PLL_SSCG1_MOD_PD_SSCGCLK_N_P	791
8.67.1.62 PLL_SSCG1_MR_M	791
8.67.1.63 PLL_SSCG1_MR_P	791
8.67.1.64 PLL_SSCG_DITHER_VALUE	791
8.67.1.65 PLL_SSCG_MC_COMP_VALUE	792
8.67.1.66 PLL_SSCG_MF_FREQ_VALUE	792
8.67.1.67 PLL_SSCG_MR_DEPTH_VALUE	792
8.67.1.68 PVALMAX	792
8.67.1.69 SYS_PLL_BANDSEL	792
8.67.1.70 SYS_PLL_BYPASS	792
8.67.1.71 SYS_PLL_BYPASSCCODIV2	792
8.67.1.72 SYS_PLL_DIRECTI	792
8.67.1.73 SYS_PLL_DIRECTO	792
8.67.1.74 SYS_PLL_SELI	792
8.67.1.75 SYS_PLL_SELP	793
8.67.1.76 SYS_PLL_SELR	793
8.67.1.77 SYS_PLL_UPLIMOFF	793
8.67.1.78 SYSCON_SYSPLLCTRL_BANDSEL_SSCGREG_N	793
8.67.1.79 SYSCON_SYSPLLCTRL_BANDSEL_SSCGREG_N_P	793
8.67.1.80 SYSCON_SYSPLLCTRL_BYPASS	793
8.67.1.81 SYSCON_SYSPLLCTRL_BYPASS_FBDIV2	793
8.67.1.82 SYSCON_SYSPLLCTRL_BYPASS_FBDIV2_P	793

c CONTENTS

		0.07.1.03	STSCON_STSPLLCTRL_BTPASS_P	793
		8.67.1.84	SYSCON_SYSPLLCTRL_DIRECTI	793
		8.67.1.85	SYSCON_SYSPLLCTRL_DIRECTI_P	793
		8.67.1.86	SYSCON_SYSPLLCTRL_DIRECTO	794
		8.67.1.87	SYSCON_SYSPLLCTRL_DIRECTO_P	794
		8.67.1.88	SYSCON_SYSPLLCTRL_SELI_M	794
		8.67.1.89	SYSCON_SYSPLLCTRL_SELI_P	794
		8.67.1.90	SYSCON_SYSPLLCTRL_SELP_M	794
		8.67.1.91	SYSCON_SYSPLLCTRL_SELP_P	794
		8.67.1.92	SYSCON_SYSPLLCTRL_SELR_M	794
		8.67.1.93	SYSCON_SYSPLLCTRL_SELR_P	794
		8.67.1.94	SYSCON_SYSPLLCTRL_UPLIMOFF	794
		8.67.1.95	SYSCON_SYSPLLCTRL_UPLIMOFF_P	794
		8.67.1.96	SYSCON_SYSPLLSTAT_LOCK	794
		8.67.1.97	SYSCON_SYSPLLSTAT_LOCK_P	794
	8.67.2	Function	Documentation	795
		8.67.2.1	$\label{lem:chip_clock_getPllConfig} Chip\_Clock\_GetPllConfig(uint32\_t\ finHz,\ uint32\_t\ foutHz,\ PLL\_SETUP\_T\ *p \hookleftarrow Setup,\ bool\ useFeedbackDiv2,\ bool\ useSS)\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\ .\$	795
		8.67.2.2	$\label{lock_GetSystemPLLOutFromSetupUpdate} Chip\_Clock\_GetSystemPLLOutFromSetupUpdate(PLL\_SETUP\_T *pSetup)  .  .$	795
		8.67.2.3	FindGreatestCommonDivisor(uint32_t m, uint32_t n)	795
		8.67.2.4	findPIIMMult(uint32_t ctrlReg, uint32_t mDecReg)	795
		8.67.2.5	findPIIPostDiv(uint32_t ctrlReg, uint32_t pDecReg)	795
		8.67.2.6	findPllPreDiv(uint32_t ctrlReg, uint32_t nDecReg)	795
		8.67.2.7	pllDecodeM(uint32_t MDEC)	795
		8.67.2.8	pllDecodeN(uint32_t NDEC)	795
		8.67.2.9	pllDecodeP(uint32_t PDEC)	795
		8.67.2.10	pllEncodeM(uint32_t M)	795
		8.67.2.11	pllEncodeN(uint32_t N)	795
		8.67.2.12	pllEncodeP(uint32_t P)	795
		8.67.2.13	pllFindSel(uint32_t M, bool bypassFBDIV2, uint32_t *pSelP, uint32_t *pSelP I, uint32_t *pSelR)	796
	8.67.3	Variable [	Documentation	796
		8.67.3.1	curPIIRate	796
8.68	C:/Jenk	ins/LPC54	111x/lpc5411x/chip_5411x/src/ring_buffer.c File Reference	796
	8.68.1	Macro De	finition Documentation	796
		8.68.1.1	RB_INDH	796
		8.68.1.2	RB_INDT	796
8.69	C:/Jenk	ins/LPC54	111x/lpc5411x/chip_5411x/src/rtc_ut.c File Reference	796
	8.69.1	Macro De	finition Documentation	797
		8.69.1.1	DAYSPERLEAPYEAR	797

		8.69.1.2	DAYSPERWEEK	797
		8.69.1.3	DAYSPERYEAR	797
		8.69.1.4	HOURSPERDAY	797
		8.69.1.5	MINSPERHOUR	797
		8.69.1.6	MONETHSPERYEAR	797
		8.69.1.7	SECSPERDAY	798
		8.69.1.8	SECSPERHOUR	798
		8.69.1.9	SECSPERMIN	798
	8.69.2	Function	Documentation	798
		8.69.2.1	GetDMLY(int dayOff, struct tm *pTime)	798
	8.69.3	Variable [	Documentation	798
		8.69.3.1	daysPerMonth	798
8.70	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/sct_5411x.c File Reference	798
8.71	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/sct_pwm_5411x.c File Reference	798
8.72	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/spi_common_5411x.c File Reference	799
8.73	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/spim_5411x.c File Reference	799
	8.73.1	Function	Documentation	799
		8.73.1.1	get_tx_data(SPIM_XFER_T *xfer)	799
		8.73.1.2	put_rx_data(SPIM_XFER_T *xfer, uint16_t data)	800
		8.73.1.3	$spim\_do\_txrx(LPC\_SPI\_T *pSPI, uint32\_t \ stat, \ SPIM\_XFER\_T *xfer) \ . \ . \ . \ .$	800
		8.73.1.4	spim_get_xfercfg(const SPIM_XFER_T *xfer)	800
8.74	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/spis_5411x.c File Reference	800
	8.74.1	Function	Documentation	800
		8.74.1.1	get_tx_data(SPIS_XFER_T *xfer)	800
		8.74.1.2	put_rx_data(SPIS_XFER_T *xfer, uint16_t data)	800
		8.74.1.3	spis_do_txrx(LPC_SPI_T *pSPI, uint32_t stat, SPIS_XFER_T *xfer)	800
8.75	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/stopwatch_5411x.c File Reference	801
	8.75.1	Macro De	efinition Documentation	801
		8.75.1.1	LPC_TIMER32_1	801
	8.75.2	Variable [	Documentation	801
		8.75.2.1	ticksPerMs	801
		8.75.2.2	ticksPerSecond	801
		8.75.2.3	ticksPerUs	802
8.76	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/syscon_5411x.c File Reference	802
8.77	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/sysinit_5411x.c File Reference	802
	8.77.1	Function	Documentation	802
		8.77.1.1	setupFlashClocks(uint32_t freq)	802
8.78	C:/Jenk	kins/LPC54	411x/lpc5411x/chip_5411x/src/timer_5411x.c File Reference	803
	8.78.1	Macro De	efinition Documentation	803
		8.78.1.1	LAST_TIMER	803

8.79	C:/Jenk	kins/LPC5411x/lpc5411x/chip_5411x/src/uart_5411x.c File Reference	303
	8.79.1	Function Documentation	304
		8.79.1.1 _CalcErr(uint32_t n, uint32_t d, uint32_t *prev)	304
		8.79.1.2 _UART_CalcDiv(UART_BAUD_T *ub)	304
		8.79.1.3 _UART_CalcMul(UART_BAUD_T *ub)	304
		8.79.1.4 _UART_DivClk(uint32_t pclk, uint32_t m)	304
		8.79.1.5 _UART_GetHighDiv(uint32_t val, uint8_t strict)	304
		8.79.1.6 Chip_UART_CalculateBaud(UART_BAUD_T *baud)	304
	8.79.2	Variable Documentation	305
		8.79.2.1 fifo_config_dma	305
		8.79.2.2 fifo_config_int	305
8.80	C:/Jenk	kins/LPC5411x/lpc5411x/chip_5411x/startup/cr_startup_lpc5411x-m0.c File Reference 8	305
	8.80.1	Macro Definition Documentation	305
		8.80.1.1 ALIAS	305
		8.80.1.2 WEAK	305
	8.80.2	Function Documentation	306
		8.80.2.1attribute((section("".after_vectors"")))	306
		8.80.2.2attribute((section("".after_vectors.reset"")))	306
		8.80.2.3 HardFault_Handler(void)	306
		8.80.2.4 IntDefaultHandler(void)	306
		8.80.2.5 NMI_Handler(void)	306
		8.80.2.6 PendSV_Handler(void)	306
		8.80.2.7 ResetISR(void)	306
		8.80.2.8 SVC_Handler(void)	306
		8.80.2.9 SysTick_Handler(void)	306
		8.80.2.10 WDT_BOD_IRQHandler(void DMA_IRQHandler() ALIAS(IntDefaultHandler) void) 8	306
	8.80.3	Variable Documentation	306
		8.80.3.1bss_section_table	306
		8.80.3.2bss_section_table_end	306
		8.80.3.3data_section_table	306
		8.80.3.4data_section_table_end	306
8.81	C:/Jenk	kins/LPC5411x/lpc5411x/chip_5411x/startup/cr_startup_lpc5411x.c File Reference 8	306
	8.81.1	Macro Definition Documentation	307
		8.81.1.1 ALIAS	307
		8.81.1.2 WEAK	307
	8.81.2	Function Documentation	307
		8.81.2.1attribute((section("".after_vectors"")))	307
		8.81.2.2attribute((section("".after_vectors.reset"")))	307
		8.81.2.3 BusFault_Handler(void)	307
		8.81.2.4 DebugMon_Handler(void)	307

	8.81.2.5	HardFault_Handler(void)	307
	8.81.2.6	IntDefaultHandler(void)	307
	8.81.2.7	MemManage_Handler(void)	307
	8.81.2.8	NMI_Handler(void)	307
	8.81.2.9	PendSV_Handler(void)	308
	8.81.2.10	ResetISR(void)	308
	8.81.2.11	SVC_Handler(void)	308
	8.81.2.12	2 SysTick_Handler(void)	308
	8.81.2.13	B UsageFault_Handler(void)	308
	8.81.2.14	WDT_BOD_IRQHandler(void DMA_IRQHandler() ALIAS(IntDefaultHandler) void) 8	308
	8.81.3 Variable	Documentation	308
	8.81.3.1	bss_section_table	308
	8.81.3.2	bss_section_table_end	308
	8.81.3.3	data_section_table	308
	8.81.3.4	data_section_table_end	308
	8.81.3.5	SWVtrace_Enabled	308
8.82	C:/Jenkins/LPC5	411x/lpc5411x/chip_5411x/startup/crp.c File Reference	308
8.83	C:/Jenkins/LPC5	411x/lpc5411x/chip_5411x/startup/mtb.c File Reference	308
8.84	C:/Jenkins/LPC5	411x/lpc5411x/chip_5411x/startup/sysinit.c File Reference	308
	8.84.1 Function	Documentation	308
	8.84.1.1	SystemInit(void)	308
8.85	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/common/community_support.dox File Reference 8	308
8.86	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/common/copyright.dox File Reference	309
8.87	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/common/installation_insts.dox File Reference 8	309
8.88	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/common/toolchains.dox File Reference	309
8.89	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/common/version_history.dox File Reference 8	309
8.90	boards_5411x.do	ox File Reference	309
8.91		411x/lpcdocs/docs/doxygen/dox_lpc5411x/chip_5411x/chip_5411x.dox File Refer-	309
8.92		411x/lpcdocs/docs/doxygen/dox_lpc5411x/chip_5411x/irq_vector_names.dox File	309
8.93		411x/lpcdocs/docs/doxygen/dox_lpc5411x/chip_5411x/lpcopen_layout.dox File	309
8.94	C:/Jenkins/LPC5	411x/lpcdocs/docs/doxygen/dox_lpc5411x/chip_5411x/main_layout.dox File Refer-	309
0.05			
0.90	O./Jenkins/LPG5	411x/lpcdocs/docs/doxygen/dox_lpc5411x/chip_5411x/multicore.dox File Reference 8	งบร

811

Index

### **Chapter 1**

# LPCOpen Platform for the NXP LPC5411X family of Microcontrollers

#### Introduction

This documentation describes the LPCOpen Platform software API and examples for NXP LPC5411X family of microcontrollers.

#### LPCOpen summary page on LPCware.com

Visit the LPCOpen page on LPCware, com for more resources on the LPCOpen platform.

#### LPCOpen quickstart guides

 $\label{thm:local_proper_projects} \begin{tabular}{ll} Visit the LPCOpen projects. \\ \end{tabular} \begin{tabular}{ll} PCOpen projects. \\ \end{tabular}$ 

#### LPCOpen software API documentation

Software API documentation provides API descriptions for the various drivers in LPCopen.

- Chip Driver Layer Chip specific drivers
- Board Support Layer Board support code for various support boards
- Supported RTOSes such as FreeRTOS and uC/OS-III

Copyright (C) 2013 NXP Semiconductors. All rights reserved.

2	LPCOpen Platform for the NXP LPC5411X family of Microcontrollers

## **Chapter 2**

## **MISRA-C:2004 Compliance Exceptions**

CMSIS violates the following MISRA-C:2004 rules:

- Required Rule 8.5, object/function definition in header file. Function definitions in header files are used to allow 'inlining'.
- Required Rule 18.4, declaration of union type or object of union type: '{...}'. Unions are used for effective representation of core registers.
- Advisory Rule 19.7, Function-like macro defined.
   Function-like macros are used to allow more efficient code.

MISRA-C:2004 Compliance Exceptions
mioria cizor compilante zaceptione

# **Chapter 3**

## **Module Index**

## 3.1 Modules

Here	:	lio+	of all	اممما	ممايي
Here	is a	IISI	or an	- moa	шes

Board specific drivers and support functions	17
BOARD: Common board components used with board drivers	15
BOARD: LPC5411X boards	16
NXP LPCXpresso LPC54114 LQFP board	491
CHIP: CHIP_LPC5411X family IRQ vector names and mapped NVIC IRQ numbers	44
CHIP: LPC5411X M0 core CMSIS include file	197
CHIP: LPC5411X M0 core Cortex CMSIS definitions	198
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers	428
CHIP: LPC5411X M4 core CMSIS include file	201
CHIP: LPC5411X M4 core Cortex CMSIS definitions	202
CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers	430
CMSIS Core Instruction Interface	432
CMSIS Global Defines	434
CMSIS SIMD Intrinsics	
CMSIS support	
Chip specific drivers	
Common components used with chip drivers	
CHIP: Common Chip ISP/IAP commands and return codes	
CHIP: FPU initialization	
CHIP: LPC Common Types	
LPC Public Macros	
LPC Public Types	
CHIP: RTC tick to (a more) Universal Time conversion functions	
CHIP: Simple ring buffer implementation	
CHIP: Stopwatch primitives	
LPC5411x Chip specific drivers	
CHIP: LPC5411X A/D conversion driver	
CHIP: LPC5410x family CMSIS include files	
CHIP: LPC5411X 32-bit Timer driver	
CHIP: LPC5411X Clock Driver	
CHIP: LPC5411X Cyclic Redundancy Check Engine driver	
CHIP: LPC5411X DMA Engine driver (legacy)	
CHIP: LPC5411X DMA Controller driver channel specific functions (legacy)	
CHIP: LPC5411X DMA Controller driver common channel functions (legacy)	
CHIP: LPC5411X DMA Controller driver common functions (legacy)	

6 Module Index

CHIP: LPC5411X DMA Service driver
CHIP: LPC5411X DMIC driver
CHIP: LPC5411X Enhanced boot block support
CHIP: LPC5411X GPIO driver
CHIP: LPC5411X GPIO group driver
CHIP: LPC5411X IOCON register block and driver
CHIP: LPC5411X Input Mux Registers and Driver
CHIP: LPC5411X Mailbox M4/M0+ driver
CHIP: LPC5411X Micro Tick driver
CHIP: LPC5411X Multi-Rate Timer driver
CHIP: LPC5411X PLL Driver
CHIP: LPC5411X Peripheral addresses and register set declarations
CHIP: LPC5411X Pin Interrupt and Pattern Match driver
CHIP: LPC5411X Power LIBRARY functions
CHIP: LPC5411X Power Management declarations and functions
CHIP: LPC5411X ROM API declarations and functions
CHIP: LPC5411X Real Time clock
CHIP: LPC5411X SPI driver
CHIP: LPC5411X SPI master driver
CHIP: LPC5411X SPI slave driver
CHIP: LPC5411X State Configurable Timer PWM driver
CHIP: LPC5411X State Configurable Timer driver
CHIP: LPC5411X System and Control Driver
CHIP: LPC5411X UART Driver
CHIP: LPC5411X Windowed Watchdog driver
CHIP: LPC5411X flexcomm API
CHIP: LPC5411X support functions
CHIP: LPC5411x Chip driver build time options
CHIP: LPC5411x I2C driver
CHIP: LPC5411X I2C master-only driver
CHIP: LPC5411X I2C slave-only driver
LPC5411X multi-core use in LPCOpen
Community support for LPCOpen
Copyright (C) 2013 NXP Semiconductors. All rights reserved
Defines and Type Definitions
Core Debug Registers (CoreDebug)
Core Definitions
Data Watchpoint and Trace (DWT)
Instrumentation Trace Macrocell (ITM)
Nested Vectored Interrupt Controller (NVIC)
Status and Control Registers
System Control Block (SCB)
System Controls not in SCB (SCnSCB)
System Tick Timer (SysTick)
Trace Port Interface (TPI)
Functions and Instructions Reference
CMSIS Core Register Access Functions
ITM Functions
NVIC Functions
SysTick Functions
·
LPCOpen download and installation information
emWin download and installation
LPCOpen versioning and release history
RTOS support code
RTOS: FreeRTOS support code
Common FreeRTOS functions shared with multiple platforms
Supported toolchains in LPCOpen
The second secon

3.1 Modules	

	Code Red LPCXpresso support in LPCOpen	38
	AR EWARM support in LPCOpen	66
	Keil uVision support in LPCOpen	74
US	BD Core	37

8 **Module Index** 

# Chapter 4

## **Data Structure Index**

## 4.1 Data Structures

Here are the data structures with brief descriptions:

APSR_Type	
	549
BM_T	551
CONTROL_Type	
Union type to access the Control Registers (CONTROL)	551
CoreDebug_Type	
Structure type to access the Core Debug Register (CoreDebug)	553
DMA_CHDESC_T	554
DMA_DUAL_DESCRIPTOR_T	555
DMA_PERIPHERAL_CONTEXT_T	555
DMIC_CHANNEL_CONFIG_T !	555
DMIC_STATISTICS_T	
DMIC statistics structure	556
DWT_Type	
Structure type to access the Data Watchpoint and Trace Register (DWT)	556
I2CM_XFER_T	
Master transfer data structure definitions	559
I2CS_XFER_T	560
I2S_AUDIO_FORMAT_T	562
I2S_STATISTICS_T	
I2S statistics structure	564
IPSR_Type	
Union type to access the Interrupt Program Status Register (IPSR)	565
ITM_Type	
Structure type to access the Instrumentation Trace Macrocell Register (ITM)	566
LPC_ADC_T	
ADC register block structure	570
LPC_ASYNC_SYSCON_T	
LPC5411X Asynchronous system configuration register block structure	572
LPC_CRC_T	
CRC register block structure	574
LPC_DMA_CHANNEL_T	
DMA Controller shared registers structure	575
LPC_DMA_COMMON_T	
DMA Controller shared registers structure	576
LPC_DMA_T	
DMA Controller register block structure	579
LPC_DMIC_Channel_Type	580

10 Data Structure Index

LPC_DMIC_T	580
LPC_GPIO_T	
GPIO port register block structure	581
LPC_GPIOGROUPINT_T	
GPIO grouped interrupt register block structure	582
LPC_I2S_T	
I2S register block structure	583
LPC_INMUX_T	
LPC5411X Input Mux Register Block Structure	586
LPC IOCON T	
LPC5411X IO Configuration Unit register block structure	588
LPC_MBOX_T	588
LPC MBOXIRQ T	589
LPC MRT CH T	
MRT register block structure	590
LPC_MRT_T	
MRT register block structure	590
LPC PIN INT T	
LPC5411X Pin Interrupt and Pattern Match register block structure	591
LPC_PMU_T	
PMU register block structure	593
LPC ROM API T	
High level ROM API structure	594
LPC RTC T	
LPC5411X Real Time clock register block structure	596
LPC SCT T	
State Configurable Timer register block structure	597
LPC SPI T	
SPI register block structure	604
LPC SYSCON T	
LPC5411X Main system configuration register block structure	607
LPC_TIMER_T	
32-bit Standard timer register block structure	619
LPC_USART_T	
UART Registers	621
LPC_UTICK_T	
Micro Tick register block structure	624
LPC_WWDT_T	
Windowed Watchdog register block structure	624
NVIC_Type	
Structure type to access the Nested Vectored Interrupt Controller (NVIC)	625
PINMUX_GRP_T	
Array of IOCON pin definitions passed to Chip_IOCON_SetPinMuxing() must be in this format	627
PINTABLE_T	
LPC5411X Pin table structure used for enhanced boot block support	628
PLL_CONFIG_T	
PLL configuration structure This structure can be used to configure the settings for a PLL setup	
structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a	
PLL setup structure	630
PLL_SETUP_T	
PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time	
and quickly set the PLL to the configuration. It can be populated with the PLL setup function.	
If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to	004
PLL setup	631
REQUEST_TYPE	632
RINGBUFF_T	000
Ring buffer structure	633

4.1 Data Structures

SCB_Type	
Structure type to access the System Control Block (SCB)	634
SCnSCB_Type	
Structure type to access the System Control and ID Register not in the SCB	637
SPI_CFGSETUP_T	637
SPIM_DELAY_CONFIG_T	
SPI Delay Configure Struct	638
SPIM_XFER_T	
SPI Master transfer data context	639
SPIS_XFER_T	641
SysTick_Type	
Structure type to access the System Timer (SysTick)	643
TPI_Type	
Structure type to access the Trace Port Interface Register (TPI)	644
UART_BAUD_T	
UART Baud rate calculation structure	647
UART_STATISTICS_T	
UART statistics structure	648
USB_COMMON_DESCRIPTOR	650
USB_CONFIGURATION_DESCRIPTOR	651
USB_DEVICE_DESCRIPTOR	652
USB_DEVICE_QUALIFIER_DESCRIPTOR	655
USB_ENDPOINT_DESCRIPTOR	
USB_IAD_DESCRIPTOR	659
USB_INTERFACE_DESCRIPTOR	660
USB_OTHER_SPEED_CONFIGURATION	
USB_SETUP_PACKET	663
USB_STRING_DESCRIPTOR	664
WB_T	665
WORD_BYTE	665
xPSR_Type	
Union type to access the Special-Purpose Program Status Registers (xPSR)	666

12 **Data Structure Index** 

# **Chapter 5**

## File Index

## 5.1 File List

Here is a list of all files with brief descriptions
---

C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/adc_5411x.h	69
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/chip.h	72
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/clock_5411x.h	75
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis.h	79
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis_5411x.h	79
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis_5411x_m0.h	80
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm0plus.h	
CMSIS Cortex-M0+ Core Peripheral Access Layer Header File	81
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm4.h	
CMSIS Cortex-M4 Core Peripheral Access Layer Header File	85
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm4_simd.h	
CMSIS Cortex-M4 SIMD Header File	95
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cmFunc.h	
CMSIS Cortex-M Core Function Access Header File	96
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cmlnstr.h	
CMSIS Cortex-M Core Instruction Access Header File	96
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cpuctrl_5411x.h	96
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/crc_5411x.h	97
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/dma_5411x.h	98
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/dma_service_5411x.h	01
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/dmic_5411x.h	02
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/error.h	03
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/flexcomm_5411x.h	10
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/fpu_init.h	11
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/gpio_5411x.h	11
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/gpiogroup_5411x.h	12
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2c_common_5411x.h	13
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2cm_5411x.h	17
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2cs_5411x.h	18
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2s_5411x.h	20
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iap.h	38
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/inmux_5411x.h	39
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iocon_5411x.h	40
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_assert.h	41
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_types.h	41
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mailbox_5411x.h	42
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mrt_5411x.h	43
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/packing.h	45

14 File Index

C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pinint_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pintable_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pll_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pmu_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/power_lib_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/ring_buffer.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/romapi_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_ut.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_pwm_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spi_common_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spim_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spis_5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/stopwatch.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/syscon 5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/timer 5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/uart 5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/usbd.h
Common definitions and declarations for the USB stack
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/utick 5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/wwdt 5411x.h
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/adc 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/chip 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/clock 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/dma_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/dma service 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/dmic 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/flexcomm 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/fpu init.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/i2cm 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/i2cs_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/i2s 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/iap.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/pll_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/ring buffer.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/rtc ut.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/sct 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/sct_pwm_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/spi common 5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spim_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spis_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/stopwatch_5411x.c
• • • =
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/sysinit_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/timer_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/uart_5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/cr_startup_lpc5411x-m0.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/cr_startup_lpc5411x.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/crp.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/mtb.c
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/sysinit.c

## **Chapter 6**

## **Module Documentation**

6.1 BOARD: Common board components used with board drivers

### 6.2 BOARD: LPC5411X boards

### 6.2.1 Detailed Description

The following LPC5411X boards are supported in LPCOpen.

### **Modules**

• NXP LPCXpresso LPC54114 LQFP board

## 6.3 Board specific drivers and support functions

### 6.3.1 Detailed Description

Board specific setup code includes code for setting up a board's default memory, clocking, muxing, or other interfaces. The default UART port for debug output is also setup as part of the board layer.

#### **Modules**

- BOARD: Common board components used with board drivers
- BOARD: LPC5411X boards

#### 6.4 CHIP: LPC5411X A/D conversion driver

#### 6.4.1 Detailed Description

#### **Data Structures**

• struct LPC\_ADC\_T

ADC register block structure.

#### **Macros**

```
• #define ADC_MAX_SAMPLE_RATE 80000000
```

- #define ADC MAX CHANNEL NUM 12
- #define ADC\_CR\_CLKDIV\_MASK (0xFF << 0)</li>

ADC register support bitfields and mask.

- #define ADC\_CR\_CLKDIV\_BITPOS (0)
- #define ADC\_CR\_ASYNC\_MODE (1 << 8)</li>
- #define ADC\_CR\_RESOL(n) ((n) << 9)
- #define ADC CR LPWRMODEBIT (1 << 10)</li>
- #define ADC CR BYPASS (1 << 11)</li>
- #define ADC CR TSAMP(n) ((n) << 12)</li>
- #define ADC\_CR\_CALMODEBIT (1 << 30)</li>
- #define ADC\_CR\_BITACC(n) ((((n) & 0x1) << 9))</li>
- #define ADC CR CLKDIV(n) ((((n) & 0xFF) << 0))</li>
- #define ADC SAMPLE RATE CONFIG MASK (ADC CR CLKDIV(0xFF) | ADC CR BITACC(0x01))
- #define ADC\_SEQ\_CTRL\_CHANNEL\_EN(n) (1 << n)
- #define ADC\_SEQ\_CTRL\_TRIGGER(n) ((n & 0x3f)<<12)
- #define ADC\_SEQ\_CTRL\_HWTRIG\_POLPOS (1 << 18)
- #define ADC SEQ CTRL HWTRIG SYNCBYPASS (1 << 19)</li>
- #define ADC SEQ CTRL START (1 << 26)
- #define ADC\_SEQ\_CTRL\_BURST (1 << 27)</li>
- #define ADC\_SEQ\_CTRL\_SINGLESTEP (1 << 28)</li>
- #define ADC SEQ CTRL LOWPRIO (1 << 29)</li>
- #define ADC\_SEQ\_CTRL\_MODE\_EOS (1 << 30)</li>
- #define ADC SEQ CTRL SEQ ENA (1UL << 31)</li>
- #define ADC SEQ GDAT RESULT MASK (0xFFF << 4)</li>
- #define ADC\_SEQ\_GDAT\_RESULT\_BITPOS (4)
- #define ADC SEQ GDAT THCMPRANGE MASK (0x3 << 16)</li>
- #define ADC\_SEQ\_GDAT\_THCMPRANGE\_BITPOS (16)
- #define ADC SEQ GDAT THCMPCROSS MASK (0x3 << 18)</li>
- #define ADC\_SEQ\_GDAT\_THCMPCROSS\_BITPOS (18)
- #define ADC\_SEQ\_GDAT\_CHAN\_MASK (0xF << 26)</li>
- #define ADC\_SEQ\_GDAT\_CHAN\_BITPOS (26)
- #define ADC\_SEQ\_GDAT\_OVERRUN (1 << 30)</li>
- #define ADC\_SEQ\_GDAT\_DATAVALID (1UL << 31)</li>
- #define ADC\_DR\_RESULT\_BITPOS (4)
- #define ADC\_DR\_RESULT(n) ((((n) >> 4) & 0xFFF))
- #define ADC\_DR\_THCMPRANGE\_MASK (0x3 << 16)</li>
- #define ADC\_DR\_THCMPRANGE\_BITPOS (16)
- #define ADC DR THCMPRANGE(n) (((n) >> ADC DR THCMPRANGE BITPOS) & 0x3)
- #define ADC DR THCMPCROSS MASK (0x3 << 18)</li>
- #define ADC DR THCMPCROSS BITPOS (18)
- #define ADC\_DR\_THCMPCROSS(n) (((n) >> ADC\_DR\_THCMPCROSS\_BITPOS) & 0x3)

```
    #define ADC_DR_CHAN_MASK (0xF << 26)</li>

• #define ADC_DR_CHAN_BITPOS (26)

    #define ADC DR CHANNEL(n) (((n) >> ADC DR CHAN BITPOS) & 0xF)

    #define ADC_DR_OVERRUN (1 << 30)</li>

    #define ADC DR DATAVALID (1UL << 31)</li>

• #define ADC_DR_DONE(n) (((n) >> 31))

    #define ADC THR VAL MASK (0xFFF << 4)</li>

    #define ADC_THR_VAL_POS (4)

• #define ADC_THRSEL_CHAN_SEL_THR1(n) (1 << (n))

    #define ADC_INTEN_SEQA_ENABLE (1 << 0)</li>

    #define ADC_INTEN_SEQB_ENABLE (1 << 1)</li>

    #define ADC_INTEN_SEQN_ENABLE(seq) (1 << (seq))</li>

    #define ADC_INTEN_OVRRUN_ENABLE (1 << 2)</li>

    #define ADC INTEN CMP DISBALE (0)

• #define ADC_INTEN_CMP_OUTSIDETH (1)
• #define ADC INTEN CMP CROSSTH (2)

    #define ADC_INTEN_CMP_MASK (3)

    #define ADC_INTEN_CMP_ENABLE(isel, ch) (((isel) & ADC_INTEN_CMP_MASK) << ((2 * (ch)) + 3))</li>

    #define ADC FLAGS THCMP MASK(ch) (1 << (ch))</li>

    #define ADC_FLAGS_OVRRUN_MASK(ch) (1 << (12 + (ch)))</li>

    #define ADC_FLAGS_SEQA_OVRRUN_MASK (1 << 24)</li>

    #define ADC_FLAGS_SEQB_OVRRUN_MASK (1 << 25)</li>

    #define ADC_FLAGS_SEQN_OVRRUN_MASK(seq) (1 << (24 + (seq)))</li>

    #define ADC_FLAGS_SEQA_INT_MASK (1 << 28)</li>

    #define ADC FLAGS SEQB INT MASK (1 << 29)</li>

    #define ADC_FLAGS_SEQN_INT_MASK(seq) (1 << (28 + (seq)))</li>

    #define ADC_FLAGS_THCMP_INT_MASK (1 << 30)</li>

    #define ADC FLAGS OVRRUN INT MASK (1UL << 31)</li>

    #define ADC STARTUP ENABLE (0x1 << 0)</li>

    #define ADC_STARTUP_INIT (0x1 << 1)</li>

    #define ADC CALIB (0x1<<0)</li>

    #define ADC_CALREQD (0x1<<1)</li>
```

#### **Enumerations**

```
    enum ADC_SEQ_IDX_T { ADC_SEQA_IDX = 0, ADC_SEQB_IDX }
    enum ADC_TSAMP_T {
        ADC_TSAMP_2CLK5 = 0, ADC_TSAMP_3CLK5, ADC_TSAMP_4CLK5, ADC_TSAMP_5CLK5,
        ADC_TSAMP_6CLK5, ADC_TSAMP_7CLK5, ADC_TSAMP_8CLK5, ADC_TSAMP_9CLK5 }

    ADC sampling time bits 12, 13 and 14.
    enum ADC_DR_THCMPRANGE_T { ADC_DR_THCMPRANGE_INRANGE, ADC_DR_THCMPRANGE_
```

- enum ADC\_DR\_THCMPRANGE\_T { ADC\_DR\_THCMPRANGE\_INRANGE, ADC\_DR\_THCMPRANGE\_ABOVE }

  RESERVED, ADC\_DR\_THCMPRANGE\_BELOW, ADC\_DR\_THCMPRANGE\_ABOVE }
- enum ADC\_DR\_THCMPCROSS\_T { ADC\_DR\_THCMPCROSS\_NOCROSS, ADC\_DR\_THCMPCROSS\_ $\leftarrow$  RESERVED, ADC\_DR\_THCMPCROSS\_DOWNWARD, ADC\_DR\_THCMPCROSS\_UPWARD }

#### **Functions**

void Chip\_ADC\_Init (LPC\_ADC\_T \*pADC, uint32\_t flags)

Initialize the ADC peripheral.

void Chip ADC DeInit (LPC ADC T\*pADC)

Shutdown ADC.

\_\_STATIC\_INLINE void Chip\_ADC\_SetDivider (LPC\_ADC\_T \*pADC, uint8\_t div)

Set ADC divider

void Chip\_ADC\_SetClockRate (LPC\_ADC\_T \*pADC, uint32\_t rate)

Set ADC clock rate.

• \_\_STATIC\_INLINE uint8\_t Chip\_ADC\_GetDivider (LPC\_ADC\_T \*pADC)

Get ADC divider.

• uint32\_t Chip\_ADC\_Calibration (LPC\_ADC\_T \*pADC)

Perform ADC calibration.

\_\_STATIC\_INLINE void Chip\_ADC\_SelectTempSensorInput (LPC\_ADC\_T \*pADC)

Selects Temperature sensor as the input for Channel 0.

• \_\_STATIC\_INLINE void Chip\_ADC\_SetSequencerBits (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t bits)

Helper function for safely setting ADC sequencer register bits.

\_\_STATIC\_INLINE void Chip\_ADC\_ClearSequencerBits (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32 t bits)

Helper function for safely clearing ADC sequencer register bits.

• \_\_STATIC\_INLINE void Chip\_ADC\_SetupSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t options)

Sets up ADC conversion sequencer A or B.

\_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetSequencerCtrl (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq ← Index)

Get sequenceX control register value.

- \_\_STATIC\_INLINE void Chip\_ADC\_EnableSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)
   Enables a sequencer.
- \_\_STATIC\_INLINE void Chip\_ADC\_DisableSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)

  Disables a sequencer.
- \_\_STATIC\_INLINE void Chip\_ADC\_StartSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)

  Forces a sequencer trigger event (software trigger of ADC)
- \_\_STATIC\_INLINE void Chip\_ADC\_StartBurstSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq ← Index)

Starts sequencer burst mode.

\_\_STATIC\_INLINE void Chip\_ADC\_StopBurstSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq← Index)

Stops sequencer burst mode.

• \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetGlobalDataReg (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq ← Index)

Read a ADC sequence global data register.

- \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetDataReg (LPC\_ADC\_T \*pADC, uint8\_t index)
   Read a ADC data register.
- \_\_STATIC\_INLINE void Chip\_ADC\_SetThrLowValue (LPC\_ADC\_T \*pADC, uint8\_t thrnum, uint16\_t value)

  Set Threshold low value in ADC.
- \_\_STATIC\_INLINE void Chip\_ADC\_SetThrHighValue (LPC\_ADC\_T \*pADC, uint8\_t thrnum, uint16\_t value) Set Threshold high value in ADC.
- \_\_STATIC\_INLINE void Chip\_ADC\_SelectTH0Channels (LPC\_ADC\_T \*pADC, uint32\_t channels)

  Select threshold 0 values for comparison for selected channels.
- \_\_STATIC\_INLINE void Chip\_ADC\_SelectTH1Channels (LPC\_ADC\_T \*pADC, uint32\_t channels)

Select threshold 1 value for comparison for selected channels. STATIC\_INLINE void Chip\_ADC\_EnableInt (LPC\_ADC\_T \*pADC, uint32\_t intMask) Enable interrupts in ADC (sequencers A/B and overrun) \_\_STATIC\_INLINE void Chip\_ADC\_DisableInt (LPC\_ADC\_T \*pADC, uint32\_t intMask) Disable interrupts in ADC (sequencers A/B and overrun) \_\_STATIC\_INLINE void Chip\_ADC\_SetThresholdInt (LPC\_ADC\_T \*pADC, uint8\_t ch, ADC\_INTEN\_THC← MP\_T thInt) Enable a threshold event interrupt in ADC. \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetFlags (LPC\_ADC\_T \*pADC) Get flags register in ADC. \_\_STATIC\_INLINE void Chip\_ADC\_ClearFlags (LPC\_ADC\_T \*pADC, uint32\_t flags) Clear flags register in ADC. • \_\_STATIC\_INLINE void Chip\_ADC\_SetTHRSELBits (LPC\_ADC\_T \*pADC, uint32\_t mask) Set Threshold selection bits. \_\_STATIC\_INLINE void Chip\_ADC\_ClearTHRSELBits (LPC\_ADC\_T \*pADC, uint32\_t mask) Clear Threshold selection bits. 6.4.2 Macro Definition Documentation 6.4.2.1 #define ADC\_CALIB (0x1<<0) Definition at line 195 of file adc\_5411x.h. 6.4.2.2 #define ADC\_CALREQD (0x1<<1) Definition at line 196 of file adc\_5411x.h. 6.4.2.3 #define ADC\_CR\_ASYNC\_MODE (1 << 8) Asynchronous mode enable bit Definition at line 96 of file adc 5411x.h. 6.4.2.4 #define ADC\_CR\_BITACC( n) ((((n) & 0x1) << 9)) 12-bit or 10-bit ADC accuracy Definition at line 102 of file adc\_5411x.h. 6.4.2.5 #define ADC\_CR\_BYPASS (1 << 11) Bypass mode Definition at line 99 of file adc\_5411x.h. 6.4.2.6 #define ADC\_CR\_CALMODEBIT (1 << 30)

Self calibration cycle enable bit

Definition at line 101 of file adc\_5411x.h.

6.4.2.7 #define ADC\_CR\_CLKDIV( n ) ((((n) & 0xFF) << 0))

The APB clock (PCLK) is divided by (this value plus one) to produce the clock for the A/D Definition at line 103 of file adc\_5411x.h.

6.4.2.8 #define ADC\_CR\_CLKDIV\_BITPOS (0)

Bit position for Clock divider value

Definition at line 95 of file adc\_5411x.h.

6.4.2.9 #define ADC\_CR\_CLKDIV\_MASK (0xFF << 0)

ADC register support bitfields and mask.

ADC Control register bit fields Mask for Clock divider value

Definition at line 94 of file adc\_5411x.h.

6.4.2.10 #define ADC\_CR\_LPWRMODEBIT (1 << 10)

Low power mode enable bit

Definition at line 98 of file adc\_5411x.h.

6.4.2.11 #define ADC\_CR\_RESOL( n ) ((n) << 9)

2-bits, 6(0x0),8(0x1),10(0x2),12(0x3)-bit mode enable bit

Definition at line 97 of file adc\_5411x.h.

6.4.2.12 #define ADC\_CR\_TSAMP(n) ((n) << 12)

3-bits, 2.5(0x0), 3.5(0x1), 4.5(0x2), 5.5(0x3), 6.5(0x4), 7.5(0x5), 8.5(0x6), 9.5(0x7) ADC clocks sampling time Definition at line 100 of file adc\_5411x.h.

6.4.2.13 #define ADC\_DR\_CHAN\_BITPOS (26)

Channel number bit position

Definition at line 154 of file adc\_5411x.h.

6.4.2.14 #define ADC\_DR\_CHAN\_MASK (0xF << 26)

Channel number mask

Definition at line 153 of file adc\_5411x.h.

6.4.2.15 #define ADC\_DR\_CHANNEL( n) (((n) >> ADC\_DR\_CHAN\_BITPOS) & 0xF)

Channel number bit position

Definition at line 155 of file adc\_5411x.h.

6.4.2.16 #define ADC\_DR\_DATAVALID (1UL << 31)

Data valid bit

Definition at line 157 of file adc\_5411x.h.

6.4.2.17 #define ADC\_DR\_DONE( n ) (((n) >> 31))

Definition at line 158 of file adc\_5411x.h.

6.4.2.18 #define ADC\_DR\_OVERRUN (1 << 30)

Overrun bit

Definition at line 156 of file adc 5411x.h.

6.4.2.19 #define ADC\_DR\_RESULT( n ) ((((n) >> 4) & 0xFFF))

Macro for getting the ADC data value

Definition at line 146 of file adc 5411x.h.

6.4.2.20 #define ADC\_DR\_RESULT\_BITPOS (4)

ADC Data register bit fields Result start bit position

Definition at line 145 of file adc\_5411x.h.

6.4.2.21 #define ADC\_DR\_THCMPCROSS( n ) (((n) >> ADC\_DR\_THCMPCROSS\_BITPOS) & 0x3)

Definition at line 152 of file adc\_5411x.h.

6.4.2.22 #define ADC\_DR\_THCMPCROSS\_BITPOS (18)

Comparison cross bit position

Definition at line 151 of file adc\_5411x.h.

6.4.2.23 #define ADC\_DR\_THCMPCROSS\_MASK (0x3 << 18)

Comparion cross mask

Definition at line 150 of file adc\_5411x.h.

6.4.2.24 #define ADC\_DR\_THCMPRANGE( n ) (((n) >> ADC\_DR\_THCMPRANGE\_BITPOS) & 0x3)

Definition at line 149 of file adc\_5411x.h.

6.4.2.25 #define ADC\_DR\_THCMPRANGE\_BITPOS (16)

Comparison range bit position

Definition at line 148 of file adc\_5411x.h.

6.4.2.26 #define ADC\_DR\_THCMPRANGE\_MASK (0x3 << 16)

Comparion range mask

Definition at line 147 of file adc\_5411x.h.

6.4.2.27 #define ADC\_FLAGS\_OVRRUN\_INT\_MASK (1UL << 31)

Overrun Interrupt status

Definition at line 188 of file adc\_5411x.h.

6.4.2.28 #define ADC\_FLAGS\_OVRRUN\_MASK( ch ) (1 << (12 + (ch)))

Overrun status for channel

Definition at line 180 of file adc\_5411x.h.

6.4.2.29 #define ADC\_FLAGS\_SEQA\_INT\_MASK (1 << 28)

Seq A Interrupt status

Definition at line 184 of file adc\_5411x.h.

6.4.2.30 #define ADC\_FLAGS\_SEQA\_OVRRUN\_MASK (1 << 24)

Seq A Overrun status

Definition at line 181 of file adc\_5411x.h.

6.4.2.31 #define ADC\_FLAGS\_SEQB\_INT\_MASK (1 << 29)

Seq B Interrupt status

Definition at line 185 of file adc\_5411x.h.

6.4.2.32 #define ADC\_FLAGS\_SEQB\_OVRRUN\_MASK (1 << 25)

Seq B Overrun status

Definition at line 182 of file adc\_5411x.h.

6.4.2.33 #define ADC\_FLAGS\_SEQN\_INT\_MASK( seq ) (1 << (28 + (seq)))

Seq A/B Interrupt status

Definition at line 186 of file adc\_5411x.h.

6.4.2.34 #define ADC\_FLAGS\_SEQN\_OVRRUN\_MASK( seq ) (1 << (24 + (seq)))

Seq A/B Overrun status

Definition at line 183 of file adc\_5411x.h.

6.4.2.35 #define ADC\_FLAGS\_THCMP\_INT\_MASK (1 << 30)

Threshold comparison Interrupt status

Definition at line 187 of file adc\_5411x.h.

6.4.2.36 #define ADC\_FLAGS\_THCMP\_MASK( ch ) (1 << (ch))

ADC Flags register bit fields Threshold comparison status for channel

Definition at line 179 of file adc\_5411x.h.

6.4.2.37 #define ADC\_INTEN\_CMP\_CROSSTH (2)

Crossing threshold interrupt value

Definition at line 174 of file adc\_5411x.h.

6.4.2.38 #define ADC\_INTEN\_CMP\_DISBALE (0)

Disable comparison interrupt value

Definition at line 172 of file adc\_5411x.h.

6.4.2.39 #define ADC\_INTEN\_CMP\_ENABLE( isel, ch ) (((isel) & ADC\_INTEN\_CMP\_MASK) << ((2 \* (ch)) + 3))

Interrupt selection for channel

Definition at line 176 of file adc\_5411x.h.

6.4.2.40 #define ADC\_INTEN\_CMP\_MASK (3)

Comparison interrupt value mask

Definition at line 175 of file adc\_5411x.h.

6.4.2.41 #define ADC\_INTEN\_CMP\_OUTSIDETH (1)

Outside threshold interrupt value

Definition at line 173 of file adc\_5411x.h.

6.4.2.42 #define ADC\_INTEN\_OVRRUN\_ENABLE (1 << 2)

Overrun Interrupt enable bit

Definition at line 171 of file adc\_5411x.h.

6.4.2.43 #define ADC\_INTEN\_SEQA\_ENABLE (1 << 0)

ADC Interrupt Enable register bit fields Sequence A Interrupt enable bit

Definition at line 168 of file adc\_5411x.h.

6.4.2.44 #define ADC\_INTEN\_SEQB\_ENABLE (1 << 1)

Sequence B Interrupt enable bit

Definition at line 169 of file adc 5411x.h.

6.4.2.45 #define ADC\_INTEN\_SEQN\_ENABLE( seq ) (1 << (seq))

Sequence A/B Interrupt enable bit

Definition at line 170 of file adc 5411x.h.

6.4.2.46 #define ADC\_MAX\_CHANNEL\_NUM 12

Definition at line 88 of file adc\_5411x.h.

6.4.2.47 #define ADC\_MAX\_SAMPLE\_RATE 80000000

Maximum sample rate in Hz (12-bit conversions)

Definition at line 87 of file adc\_5411x.h.

6.4.2.48 #define ADC\_SAMPLE\_RATE\_CONFIG\_MASK (ADC\_CR\_CLKDIV(0xFF) | ADC\_CR\_BITACC(0x01))

Definition at line 104 of file adc\_5411x.h.

6.4.2.49 #define ADC\_SEQ\_CTRL\_BURST (1 << 27)

Repeated conversion enable bit

Definition at line 126 of file adc\_5411x.h.

6.4.2.50 #define ADC\_SEQ\_CTRL\_CHANNEL\_EN( n ) (1 << n)

SEQ\_CTRL register bit fields

Definition at line 121 of file adc\_5411x.h.

6.4.2.51 #define ADC\_SEQ\_CTRL\_HWTRIG\_POLPOS (1 << 18)

HW trigger polarity - positive edge

Definition at line 123 of file adc\_5411x.h.

 $\hbox{6.4.2.52} \quad \hbox{\#define ADC\_SEQ\_CTRL\_HWTRIG\_SYNCBYPASS (1<<19)}$ 

HW trigger bypass synchronisation

Definition at line 124 of file adc\_5411x.h.

6.4.2.53 #define ADC\_SEQ\_CTRL\_LOWPRIO (1 << 29)

High priority enable bit (regardless of name)

Definition at line 128 of file adc\_5411x.h.

6.4.2.54 #define ADC\_SEQ\_CTRL\_MODE\_EOS (1 << 30)

Mode End of sequence enable bit

Definition at line 129 of file adc\_5411x.h.

6.4.2.55 #define ADC\_SEQ\_CTRL\_SEQ\_ENA (1UL << 31)

Sequence enable bit

Definition at line 130 of file adc 5411x.h.

6.4.2.56 #define ADC\_SEQ\_CTRL\_SINGLESTEP (1 << 28)

Single step enable bit

Definition at line 127 of file adc\_5411x.h.

6.4.2.57 #define ADC\_SEQ\_CTRL\_START (1 << 26)

Start conversion enable bit

Definition at line 125 of file adc 5411x.h.

6.4.2.58 #define ADC\_SEQ\_CTRL\_TRIGGER( n ) ((n & 0x3f)<<12)

Definition at line 122 of file adc\_5411x.h.

6.4.2.59 #define ADC\_SEQ\_GDAT\_CHAN\_BITPOS (26)

Channel number bit position

Definition at line 140 of file adc\_5411x.h.

6.4.2.60 #define ADC\_SEQ\_GDAT\_CHAN\_MASK (0xF << 26)

Channel number mask

Definition at line 139 of file adc\_5411x.h.

6.4.2.61 #define ADC\_SEQ\_GDAT\_DATAVALID (1UL << 31)

Data valid bit

Definition at line 142 of file adc 5411x.h.

6.4.2.62 #define ADC\_SEQ\_GDAT\_OVERRUN (1 << 30)

Overrun bit

Definition at line 141 of file adc\_5411x.h.

6.4.2.63 #define ADC\_SEQ\_GDAT\_RESULT\_BITPOS (4)

Result start bit position

Definition at line 134 of file adc\_5411x.h.

6.4.2.64 #define ADC\_SEQ\_GDAT\_RESULT\_MASK (0xFFF << 4)

ADC global data register bit fields Result value mask

Definition at line 133 of file adc 5411x.h.

6.4.2.65 #define ADC\_SEQ\_GDAT\_THCMPCROSS\_BITPOS (18)

Comparison cross bit position

Definition at line 138 of file adc\_5411x.h.

6.4.2.66 #define ADC\_SEQ\_GDAT\_THCMPCROSS\_MASK (0x3 << 18)

Comparion cross mask

Definition at line 137 of file adc 5411x.h.

6.4.2.67 #define ADC\_SEQ\_GDAT\_THCMPRANGE\_BITPOS (16)

Comparison range bit position

Definition at line 136 of file adc\_5411x.h.

6.4.2.68 #define ADC\_SEQ\_GDAT\_THCMPRANGE\_MASK (0x3 << 16)

Comparion range mask

Definition at line 135 of file adc\_5411x.h.

6.4.2.69 #define ADC\_STARTUP\_ENABLE (0x1 << 0)

ADC Startup register bit fields

Definition at line 191 of file adc 5411x.h.

6.4.2.70 #define ADC\_STARTUP\_INIT (0x1 << 1)

Definition at line 192 of file adc 5411x.h.

6.4.2.71 #define ADC\_THR\_VAL\_MASK (0xFFF << 4)

ADC low/high Threshold register bit fields Threshold value bit mask

Definition at line 161 of file adc\_5411x.h.

6.4.2.72 #define ADC\_THR\_VAL\_POS (4)

Threshold value bit position

Definition at line 162 of file adc\_5411x.h.

6.4.2.73 #define ADC\_THRSEL\_CHAN\_SEL\_THR1(n) (1 << (n))

ADC Threshold select register bit fields Select THR1 register for channel n Definition at line 165 of file adc\_5411x.h.

6.4.3 Enumeration Type Documentation

6.4.3.1 enum ADC\_DR\_THCMPCROSS\_T

ADC sequence global data register threshold comparison cross enumerations

#### Enumerator

ADC\_DR\_THCMPCROSS\_NOCROSS

ADC\_DR\_THCMPCROSS\_RESERVED

ADC\_DR\_THCMPCROSS\_DOWNWARD

ADC\_DR\_THCMPCROSS\_UPWARD

Definition at line 425 of file adc\_5411x.h.

6.4.3.2 enum ADC\_DR\_THCMPRANGE\_T

ADC sequence global data register threshold comparison range enumerations

#### Enumerator

ADC\_DR\_THCMPRANGE\_INRANGE

ADC\_DR\_THCMPRANGE\_RESERVED

ADC\_DR\_THCMPRANGE\_BELOW

ADC\_DR\_THCMPRANGE\_ABOVE

Definition at line 417 of file adc 5411x.h.

6.4.3.3 enum ADC\_INTEN\_THCMP\_T

Threshold interrupt event options

#### Enumerator

ADC\_INTEN\_THCMP\_DISABLE

ADC\_INTEN\_THCMP\_OUTSIDE

ADC\_INTEN\_THCMP\_CROSSING

Definition at line 559 of file adc\_5411x.h.

```
6.4.3.4 enum ADC_SEQ_IDX_T
```

Sequence index enumerations, used in various parts of the code for register indexing and sequencer selection

#### **Enumerator**

```
ADC_SEQA_IDX
ADC_SEQB_IDX
```

Definition at line 46 of file adc 5411x.h.

```
6.4.3.5 enum ADC_TSAMP_T
```

ADC sampling time bits 12, 13 and 14.

#### **Enumerator**

```
ADC_TSAMP_2CLK5
```

ADC\_TSAMP\_3CLK5

ADC\_TSAMP\_4CLK5

ADC\_TSAMP\_5CLK5

ADC\_TSAMP\_6CLK5

ADC\_TSAMP\_7CLK5

ADC\_TSAMP\_8CLK5

ADC\_TSAMP\_9CLK5

Definition at line 109 of file adc\_5411x.h.

#### 6.4.4 Function Documentation

```
6.4.4.1 uint32_t Chip_ADC_Calibration ( LPC_ADC_T * pADC )
```

Perform ADC calibration.

**Parameters** 

```
pADC : The base of ADC peripheral on the chip
```

#### Returns

```
LPC_OK on success, ERR_TIME_OUT or ERR_ADC_NO_POWER on failure
```

#### Note

Calibration is not done as part of Chip\_ADC\_Init(), but is required after the call to Chip\_ADC\_Init() or after returning from a power-down state.

Definition at line 76 of file adc\_5411x.c.

```
6.4.4.2 __STATIC_INLINE void Chip_ADC_ClearFlags ( LPC_ADC_T * pADC, uint32_t flags )
```

Clear flags register in ADC.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
flags	: An Or'ed values of ADC_FLAGS_* values to clear

#### Returns

Flags register value (ORed ADC\_FLAG\* values)

Definition at line 603 of file adc\_5411x.h.

6.4.4.3 \_\_STATIC\_INLINE void Chip\_ADC\_ClearSequencerBits ( LPC\_ADC\_T \* pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t bits )

Helper function for safely clearing ADC sequencer register bits.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to clear bits for
bits	: Or'ed bits of a sequencer register to clear

#### Returns

Nothing

#### Note

This function will safely clear the ADC sequencer register bits while maintaining bits 20..25 as 0, regardless of the read state of those bits.

Definition at line 306 of file adc\_5411x.h.

6.4.4.4 \_\_STATIC\_INLINE void Chip\_ADC\_ClearTHRSELBits ( LPC\_ADC\_T \* pADC, uint32\_t mask )

Clear Threshold selection bits.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
mask	: Threshold selection mask

#### Returns

Nothing

Definition at line 624 of file adc\_5411x.h.

6.4.4.5 void Chip\_ADC\_Delnit ( LPC\_ADC\_T \* pADC )

Shutdown ADC.

**Parameters** 

nADC	: The base of ADC peripheral on the chip
$\nu \pi \nu \nu$	I . THE DASE OF ADO DEFIDITE AFOIL THE CHID

Returns

Nothing

Note

Disables the ADC clocks and ADC power

Definition at line 65 of file adc\_5411x.c.

6.4.4.6 \_\_STATIC\_INLINE void Chip\_ADC\_DisableInt ( LPC\_ADC\_T \* pADC, uint32\_t intMask )

Disable interrupts in ADC (sequencers A/B and overrun)

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
intMask	: Interrupt values to be disabled (see notes)

#### Returns

None

#### Note

Select one or more OR'ed values of ADC\_INTEN\_SEQA\_ENABLE, ADC\_INTEN\_SEQB\_ENABLE, and A←DC\_INTEN\_OVRRUN\_ENABLE to disable the specific ADC interrupts.

Definition at line 552 of file adc\_5411x.h.

6.4.4.7 STATIC INLINE void Chip ADC DisableSequencer ( LPC ADC T \* pADC, ADC SEQ IDX T seqIndex )

Disables a sequencer.

### Parameters

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to disable

#### Returns

Nothing

Definition at line 368 of file adc\_5411x.h.

6.4.4.8 \_\_STATIC\_INLINE void Chip\_ADC\_EnableInt ( LPC\_ADC\_T \* pADC, uint32\_t intMask )

Enable interrupts in ADC (sequencers A/B and overrun)

**Parameters** 

pADC	: The base of ADC peripheral on the chip
intMask	: Interrupt values to be enabled (see notes)

#### Returns

None

#### Note

Select one or more OR'ed values of ADC\_INTEN\_SEQA\_ENABLE, ADC\_INTEN\_SEQB\_ENABLE, and A←DC\_INTEN\_OVRRUN\_ENABLE to enable the specific ADC interrupts.

Definition at line 537 of file adc 5411x.h.

6.4.4.9 \_\_STATIC\_INLINE void Chip\_ADC\_EnableSequencer ( LPC ADC T \* pADC, ADC SEQ IDX T seqIndex )

Enables a sequencer.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to enable

#### Returns

Nothing

Definition at line 357 of file adc 5411x.h.

6.4.4.10 \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetDataReg ( LPC\_ADC\_T \* pADC, uint8\_t index )

Read a ADC data register.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
index	: Data register to read, 0-11

#### Returns

Current raw value of the ADC data register

#### Note

This function returns the raw value of the data register and clears the overrun and datavalid status for the register. Once this register is read, the following functions can be used to parse the raw value: uint32\_t adcDataRawValue = Chip\_ADC\_GetDataReg(LPC\_ADC, ADC\_MAX\_CHANNEL\_NUM); // Get raw value uint32\_t adcDataValue = ADC\_DR\_RESULT(adcDataRawValue); // Aligned and masked ADC data value ADC\_DR\_THCMPRANGE\_T adcRange = (ADC\_DR\_THCMPRANGE\_T) ADC\_DR\_THCMPRANG← E(adcDataRawValue); // Sample range compared to threshold low/high ADC\_DR\_THCMPCROSS\_T adc← Range = (ADC\_DR\_THCMPCROSS\_T) ADC\_DR\_THCMPCROSS(adcDataRawValue); // Sample cross compared to threshold low uint32\_t channel = ADC\_DR\_CHANNEL(adcDataRawValue); // ADC channel for this sample/data bool adcDataOverrun = (bool) ((adcDataRawValue & ADC\_DR\_OVERRUN) != 0); // Data overrun flag bool adcDataValid = (bool) ((adcDataRawValue & ADC\_SEQ\_GDAT\_DATAVALID) != 0); // Data valid flag

Definition at line 469 of file adc\_5411x.h.

 $6.4.4.11 \quad \_STATIC\_INLINE \ uint8\_t \ Chip\_ADC\_GetDivider \ ( \ \ LPC\_ADC\_T * \textit{pADC} \ )$ 

Get ADC divider.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
------	--

#### Returns

the current ADC divider

#### Note

This function returns the divider that is used to generate the ADC frequency. The returned value must be incremented by 1. The frequency can be determined with the following function: adc\_freq = Chip\_Clock\_GetSystemClockRate() / (Chip\_ADC\_GetDivider(LPC\_ADC) + 1);

Definition at line 255 of file adc 5411x.h.

6.4.4.12 \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetFlags ( LPC\_ADC\_T \* pADC )

Get flags register in ADC.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
------	--

#### Returns

Flags register value (ORed ADC\_FLAG\* values)

#### Note

Mask the return value of this function with the ADC\_FLAGS\_\* definitions to determine the overall ADC interrupt events.

Example:

if (Chip\_ADC\_GetFlags(LPC\_ADC) & ADC\_FLAGS\_THCMP\_MASK(3) // Check of threshold comp status for ADC channel 3

Definition at line 592 of file adc\_5411x.h.

6.4.4.13 \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetGlobalDataReg ( LPC\_ADC\_T \* pADC, ADC\_SEQ\_IDX\_T seqIndex )

Read a ADC sequence global data register.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to read

#### Returns

Current raw value of the ADC sequence A or B global data register

Note

This function returns the raw value of the data register and clears the overrun and datavalid status for the register. Once this register is read, the following functions can be used to parse the raw value: uint32\_t adcDataRawValue = Chip\_ADC\_GetGlobalDataReg(LPC\_ADC, ADC\_SEQA\_IDX); // Get raw value uint32\_t adcDataValue = ADC\_DR\_RESULT(adcDataRawValue); // Aligned and masked ADC data value ADC\_DR\_THCMPRANGE\_T adcRange = (ADC\_DR\_THCMPRANGE\_T) ADC\_DR\_THCMPRANGE(adc←DataRawValue); // Sample range compared to threshold low/high ADC\_DR\_THCMPCROSS\_T adcRange = (ADC\_DR\_THCMPCROSS\_T) ADC\_DR\_THCMPCROSS(adcDataRawValue); // Sample cross compared to threshold low uint32\_t channel = ADC\_DR\_CHANNEL(adcDataRawValue); // ADC channel for this sample/data bool adcDataOverrun = (bool) ((adcDataRawValue & ADC\_DR\_OVERRUN) != 0); // Data overrun flag bool adcDataValid = (bool) ((adcDataRawValue & ADC\_SEQ\_GDAT\_DATAVALID) != 0); // Data valid flag

Definition at line 448 of file adc\_5411x.h.

6.4.4.14 STATIC INLINE uint32 t Chip ADC GetSequencerCtrl ( LPC ADC T \* pADC, ADC SEQ IDX T segIndex )

Get sequenceX control register value.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to setup

#### Returns

Sequencer control register value

Definition at line 346 of file adc 5411x.h.

6.4.4.15 void Chip\_ADC\_Init ( LPC ADC T \* pADC, uint32\_t flags )

Initialize the ADC peripheral.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
flags	: ADC flags for init (ADC_CR_MODE10BIT and/or ADC_CR_LPWRMODEBIT)

#### Returns

Nothing

#### Note

To select low-power ADC mode, enable the ADC\_CR\_LPWRMODEBIT flag. To select 10-bit conversion mode, enable the ADC\_CR\_MODE10BIT flag.

Example: Chip ADC Init(LPC ADC, (ADC CR MODE10BIT | ADC CR LPWRMODEBIT));

Definition at line 51 of file adc 5411x.c.

6.4.4.16 \_\_STATIC\_INLINE void Chip\_ADC\_SelectTempSensorInput ( LPC\_ADC\_T \* pADC )

Selects Temperature sensor as the input for Channel 0.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip

#### Returns

Nothing

Definition at line 275 of file adc 5411x.h.

6.4.4.17 STATIC INLINE void Chip ADC SelectTH0Channels ( LPC ADC T \* pADC, uint32 t channels )

Select threshold 0 values for comparison for selected channels.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
channels	: An OR'ed value of one or more ADC_THRSEL_CHAN_SEL_THR1(ch) values

#### Returns

None

#### Note

Select multiple channels to use the threshold 0 comparison.

Example:

Chip\_ADC\_SelectTH0Channels(LPC\_ADC, (ADC\_THRSEL\_CHAN\_SEL\_THR1(1) | ADC\_THRSEL\_CHA↔ N\_SEL\_THR1(2))); // Selects channels 1 and 2 for threshold 0

Definition at line 507 of file adc\_5411x.h.

6.4.4.18 \_\_STATIC\_INLINE void Chip\_ADC\_SelectTH1Channels ( LPC ADC T \* pADC, uint32\_t channels )

Select threshold 1 value for comparison for selected channels.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
channels	: An OR'ed value of one or more ADC_THRSEL_CHAN_SEL_THR1(ch) values

#### Returns

None

#### Note

Select multiple channels to use the 1 threshold comparison.

Example:

Chip\_ADC\_SelectTH1Channels(LPC\_ADC, (ADC\_THRSEL\_CHAN\_SEL\_THR1(4) | ADC\_THRSEL\_CHA← N\_SEL\_THR1(5))); // Selects channels 4 and 5 for 1 threshold

Definition at line 522 of file adc\_5411x.h.

6.4.4.19 void Chip\_ADC\_SetClockRate ( LPC\_ADC\_T \* pADC, uint32\_t rate )

Set ADC clock rate.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
rate	: rate in Hz to set ADC clock to (maximum ADC_MAX_SAMPLE_RATE)

#### Returns

Nothing

Definition at line 116 of file adc\_5411x.c.

6.4.4.20 \_\_STATIC\_INLINE void Chip\_ADC\_SetDivider ( LPC\_ADC\_T \* pADC, uint8\_t div )

#### Set ADC divider.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
div	: ADC divider value to set minus 1

#### Returns

Nothing

#### Note

The value is used as a divider to generate the ADC clock rate from the ADC input clock. The ADC input clock is based on the system clock. Valid values for this function are from 0 to 255 with 0=divide by 1, 1=divide by 2, 2=divide by 3, etc.

Do not decrement this value by 1.

To set the ADC clock rate to 1MHz, use the following function:

Chip\_ADC\_SetDivider(LPC\_ADC, (Chip\_Clock\_GetSystemClockRate() / 1000000) - 1);

Definition at line 230 of file adc 5411x.h.

6.4.4.21 \_\_STATIC\_INLINE void Chip\_ADC\_SetSequencerBits ( LPC\_ADC\_T \* pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t bits )

Helper function for safely setting ADC sequencer register bits.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to set bits for
bits	: Or'ed bits of a sequencer register to set

#### Returns

Nothing

#### Note

This function will safely set the ADC sequencer register bits while maintaining bits 20..25 as 0, regardless of the read state of those bits.

Definition at line 291 of file adc\_5411x.h.

6.4.4.22 \_\_STATIC\_INLINE void Chip\_ADC\_SetThresholdInt ( LPC\_ADC\_T \* pADC, uint8\_t ch, ADC\_INTEN\_THCMP\_T thInt )

Enable a threshold event interrupt in ADC.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
ch	: ADC channel to set threshold inetrrupt for, 1-8
thInt	: Selected threshold interrupt type

#### Returns

None

Definition at line 572 of file adc\_5411x.h.

6.4.4.23 \_\_STATIC\_INLINE void Chip\_ADC\_SetThrHighValue ( LPC\_ADC\_T \* pADC, uint8\_t thrnum, uint16\_t value )

Set Threshold high value in ADC.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
thrnum	: Threshold register value (1 for threshold register 1, 0 for threshold register 0)
value	: Threshold high data value (should be 12-bit value)

#### Returns

None

Definition at line 493 of file adc\_5411x.h.

6.4.4.24 \_\_STATIC\_INLINE void Chip\_ADC\_SetThrLowValue ( LPC\_ADC\_T \* pADC, uint8\_t thrnum, uint16\_t value )

Set Threshold low value in ADC.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
thrnum	: Threshold register value (1 for threshold register 1, 0 for threshold register 0)
value	: Threshold low data value (should be 12-bit value)

#### Returns

None

Definition at line 481 of file adc 5411x.h.

6.4.4.25 \_\_STATIC\_INLINE void Chip\_ADC\_SetTHRSELBits ( LPC\_ADC\_T \* pADC, uint32\_t mask )

Set Threshold selection bits.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
mask	: Threshold selection mask

#### Returns

Nothing

Definition at line 614 of file adc\_5411x.h.

6.4.4.26 \_\_STATIC\_INLINE void Chip\_ADC\_SetupSequencer ( LPC\_ADC\_T \* pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t options )

Sets up ADC conversion sequencer A or B.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to setup
options	: OR'ed Sequencer options to setup (see notes)

#### Returns

**Nothing** 

#### Note

Sets up sequencer options for a conversion sequence. This function should be used to setup the selected channels for the sequence, the sequencer trigger, the trigger polarity, synchronization bypass, priority, and mode. All options are passed to the functions as a OR'ed list of values. This function will disable/clear the sequencer start/burst/single step/enable if they are enabled.

Select the channels by OR'ing in one or more ADC SEQ CTRL CHANSEL(ch) values.

Select the hardware trigger by OR'ing in one ADC SEQ CTRL HWTRIG \* value.

Select a positive edge hardware trigger by OR'ing in ADC\_SEQ\_CTRL\_HWTRIG\_POLPOS.

Select trigger bypass synchronisation by OR'ing in ADC SEQ CTRL HWTRIG SYNCBYPASS.

Select ADC single step on trigger/start by OR'ing in ADC\_SEQ\_CTRL\_SINGLESTEP.

Select higher priority conversion on the other sequencer by OR'ing in ADC\_SEQ\_CTRL\_LOWPRIO.

Select end of sequence instead of end of conversion interrupt by OR'ing in ADC\_SEQ\_CTRL\_MODE\_EOS. Example for setting up sequencer A (channels 0-2, trigger on high edge of PIO0\_2, interrupt on end of sequence):

Chip\_ADC\_SetupSequencer(LPC\_ADC, ADC\_SEQA\_IDX, ( ADC\_SEQ\_CTRL\_CHANSEL(0) | ADC\_SEQ← CTRL\_CHANSEL(1) | ADC\_SEQ\_CTRL\_CHANSEL(2) | ADC\_SEQ\_CTRL\_HWTRIG\_PIO0\_2 | ADC\_SE← Q CTRL HWTRIG POLPOS | ADC SEQ CTRL MODE EOS));

Definition at line 335 of file adc 5411x.h.

6.4.4.27 \_\_STATIC\_INLINE void Chip\_ADC\_StartBurstSequencer( LPC ADC T \* pADC, ADC SEQ IDX T seqIndex )

Starts sequencer burst mode.

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to start burst on

#### Returns

Nothing

#### Note

This function sets the BURST bit for the sequencer to force continuous conversion. Use Chip\_ADC\_Stop← BurstSequencer() to stop the ADC burst sequence. START and BURST bits can not be set at the same time, thus, START bit will be cleared.

Definition at line 398 of file adc\_5411x.h.

6.4.4.28 STATIC INLINE void Chip ADC StartSequencer ( LPC ADC T \* pADC, ADC SEQ IDX T seqIndex )

Forces a sequencer trigger event (software trigger of ADC)

#### **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to start

## Returns

Nothing

## Note

This function sets the START bit for the sequencer to force a single conversion sequence or a single step conversion. START and BURST bits can not be set at the same time, thus, BURST bit will be cleared.

Definition at line 382 of file adc\_5411x.h.

6.4.4.29 \_\_STATIC\_INLINE void Chip\_ADC\_StopBurstSequencer ( LPC\_ADC\_T \* pADC, ADC\_SEQ\_IDX\_T seqIndex )

Stops sequencer burst mode.

## **Parameters**

pADC	: The base of ADC peripheral on the chip
seqIndex	: Sequencer to stop burst on

## Returns

Nothing

Definition at line 411 of file adc\_5411x.h.

# 6.5 CHIP: CHIP\_LPC5411X family IRQ vector names and mapped NVIC IRQ numbers

These are the interrupt vector names and the NVIC IRQ number mapping used for the LPC5411X family. You can override any WEAK function with a function in your application. If you do not create a function with one of these names in your application, the vector will be routed to a default handler (dead loop).

## Use example

```
/* Function created that handles PININT3 interrupt */
void PIN_INT3_IRQHandler(void)
{
   Chip_PININT_ClearIntStatus(LPC_PININT, PININTCH3);
   Board_LED_Toggle(0);
}
/* Enable IRQ for PININT3 */
NVIC_EnableIRQ(PIN_INT3_IRQn);
```

Also see CHIP\_5411X: LPC5411X M0 core peripheral interrupt numbers Also see CHIP\_5411X: LPC5411X M4 core peripheral interrupt numbers

#### MX Core default handler names

```
void ResetISR(void); (Reset_IRQn)
WEAK void NMI_Handler(void); (NonMaskableInt_IRQn)
WEAK void HardFault_Handler(void); (HardFault_IRQn)
WEAK void SVC_Handler(void); (SVCall_IRQn)
WEAK void PendSV_Handler(void); (PendSV_IRQn)
WEAK void SysTick_Handler(void); (SysTick_IRQn)
```

```
Peripheral vector names and mapped IRQs
WEAK void WDT IRQHandler(void); (WDT IRQn)
WEAK void BOD IRQHandler(void); (BOD IRQn)
WEAK void DMA IRQHandler(void); (DMA IRQn)
WEAK void GINT0 IRQHandler(void); (GINT0 IRQn)
WEAK void PIN_INT0_IRQHandler(void); (PIN_INT0_IRQn)
WEAK void PIN INT1 IRQHandler(void); (PIN INT1 IRQn)
WEAK void PIN INT2 IRQHandler(void); (PIN INT2 IRQn)
WEAK void PIN INT3 IRQHandler(void); (PIN INT3 IRQn)
WEAK void UTICK_IRQHandler(void); (UTICK_IRQn)
WEAK void MRT IRQHandler(void); (MRT IRQn)
WEAK void CT32B0 IRQHandler(void); (CT32B0 IRQn)
WEAK void CT32B1 IRQHandler(void); (CT32B1 IRQn)
WEAK void CT32B2 IRQHandler(void); (CT32B2 IRQn)
WEAK void CT32B3 IRQHandler(void); (CT32B3 IRQn)
WEAK void CT32B4 IRQHandler(void); (CT32B4 IRQn)
WEAK void SCT0_IRQHandler(void); (SCT0_IRQn)
WEAK void UART0_IRQHandler(void); (UART0_IRQn)
WEAK void UART1_IRQHandler(void); (UART1_IRQn)
WEAK void UART2 IRQHandler(void); (UART2 IRQn)
WEAK void UART3_IRQHandler(void); (UART3_IRQn)
WEAK void I2C0_IRQHandler(void); (I2C0_IRQn)
WEAK void I2C1 IRQHandler(void); (I2C1 IRQn)
WEAK void I2C2 IRQHandler(void): (I2C2 IRQn)
WEAK void SPI0 IRQHandler(void); (SPI0 IRQn)
WEAK void SPI1 IRQHandler(void); (SPI1 IRQn)
WEAK void ADC SEQA IRQHandler(void); (ADC SEQA IRQn)
WEAK void ADC SEQB IRQHandler(void); (ADC SEQB IRQn)
WEAK void ADC_THCMP_IRQHandler(void); (ADC_THCMP_IRQn)
WEAK void RTC_IRQHandler(void); (RTC_IRQn)
```

WEAK void IOH\_IRQHandler(void); (IOH\_IRQn)

WEAK void MAILBOX\_IRQHandler(void); (MAILBOX\_IRQn)

WEAK void GINT1\_IRQHandler(void); (GINT1\_IRQn)

WEAK void PIN\_INT4\_IRQHandler(void); (PIN\_INT4\_IRQn)

WEAK void PIN\_INT5\_IRQHandler(void); (PIN\_INT5\_IRQn)

WEAK void PIN INT6 IRQHandler(void); (PIN INT6 IRQn)

WEAK void PIN\_INT7\_IRQHandler(void); (PIN\_INT7\_IRQn)

WEAK void RIT\_IRQHandler(void); (RIT\_IRQn)

# 6.6 CHIP: Common Chip ISP/IAP commands and return codes

# 6.6.1 Detailed Description

#### **Macros**

- #define IAP\_PREWRRITE\_CMD 50
- #define IAP\_WRISECTOR\_CMD 51
- #define IAP\_ERSSECTOR\_CMD 52
- #define IAP BLANK CHECK SECTOR CMD 53
- #define IAP\_REPID\_CMD 54
- #define IAP\_READ\_BOOT\_CODE\_CMD 55
- #define IAP\_COMPARE\_CMD 56
- #define IAP REINVOKE ISP CMD 57
- #define IAP READ UID CMD 58
- #define IAP\_ERASE\_PAGE\_CMD 59
- #define IAP\_EEPROM\_WRITE 61
- #define IAP\_EEPROM\_READ 62
- #define IAP\_CMD\_SUCCESS 0
- #define IAP\_INVALID\_COMMAND 1
- #define IAP\_SRC\_ADDR\_ERROR 2
- #define IAP\_DST\_ADDR\_ERROR 3
- #define IAP SRC ADDR NOT MAPPED 4
- #define IAP\_DST\_ADDR\_NOT\_MAPPED 5
- #define IAP\_COUNT\_ERROR 6
- #define IAP INVALID SECTOR 7
- #define IAP\_SECTOR\_NOT\_BLANK 8
- #define IAP SECTOR NOT PREPARED 9
- #define IAP\_COMPARE\_ERROR 10
- #define IAP BUSY 11
- #define IAP\_PARAM\_ERROR 12
- #define IAP ADDR ERROR 13
- #define IAP\_ADDR\_NOT\_MAPPED 14
- #define IAP\_CMD\_LOCKED 15
- #define IAP\_INVALID\_CODE 16
- #define IAP\_INVALID\_BAUD\_RATE 17
- #define IAP\_INVALID\_STOP\_BIT 18
- #define IAP\_CRP\_ENABLED 19

# **Typedefs**

typedef void(\* IAP\_ENTRY\_T) (unsigned int[5], unsigned int[4])

#### **Functions**

- uint8\_t Chip\_IAP\_PreSectorForReadWrite (uint32\_t strSector, uint32\_t endSector)
  - Prepare sector for write operation.
- uint8\_t Chip\_IAP\_CopyRamToFlash (uint32\_t dstAdd, uint32\_t \*srcAdd, uint32\_t byteswrt)
  - Copy RAM to flash.
- uint8\_t Chip\_IAP\_EraseSector (uint32\_t strSector, uint32\_t endSector)
  - Erase sector.
- uint8 t Chip IAP BlankCheckSector (uint32 t strSector, uint32 t endSector)

Blank check a sector or multiples sector of on-chip flash memory.

uint32\_t Chip\_IAP\_ReadPID (void)

Read part identification number.

uint8\_t Chip\_IAP\_ReadBootCode (void)

Read boot code version number.

uint8\_t Chip\_IAP\_Compare (uint32\_t dstAdd, uint32\_t srcAdd, uint32\_t bytescmp)

Compare the memory contents at two locations.

uint8\_t Chip\_IAP\_ReinvokeISP (void)

IAP reinvoke ISP to invoke the bootloader in ISP mode.

uint32 t Chip IAP ReadUID (void)

Read the unique ID.

uint8\_t Chip\_IAP\_ErasePage (uint32\_t strPage, uint32\_t endPage)

Erase a page or multiple papers of on-chip flash memory.

## 6.6.2 Macro Definition Documentation

6.6.2.1 #define IAP\_ADDR\_ERROR 13

Address is not on word boundary

Definition at line 72 of file iap.h.

6.6.2.2 #define IAP\_ADDR\_NOT\_MAPPED 14

Address is not mapped in the memory map

Definition at line 73 of file iap.h.

6.6.2.3 #define IAP\_BLANK\_CHECK\_SECTOR\_CMD 53

Blank check sector

Definition at line 48 of file iap.h.

6.6.2.4 #define IAP\_BUSY 11

Flash programming hardware interface is busy

Definition at line 70 of file iap.h.

6.6.2.5 #define IAP\_CMD\_LOCKED 15

Command is locked

Definition at line 74 of file iap.h.

6.6.2.6 #define IAP\_CMD\_SUCCESS 0

Command is executed successfully

Definition at line 59 of file iap.h.

6.6.2.7 #define IAP\_COMPARE\_CMD 56

Compare two RAM address locations

Definition at line 51 of file iap.h.

6.6.2.8 #define IAP\_COMPARE\_ERROR 10

Source and destination data not equal

Definition at line 69 of file iap.h.

6.6.2.9 #define IAP\_COUNT\_ERROR 6

Byte count is not multiple of 4 or is not a permitted value

Definition at line 65 of file iap.h.

6.6.2.10 #define IAP\_CRP\_ENABLED 19

Code read protection enabled

Definition at line 78 of file iap.h.

6.6.2.11 #define IAP\_DST\_ADDR\_ERROR 3

Destination address is not on a correct boundary

Definition at line 62 of file iap.h.

6.6.2.12 #define IAP\_DST\_ADDR\_NOT\_MAPPED 5

Destination address is not mapped in the memory map

Definition at line 64 of file iap.h.

6.6.2.13 #define IAP\_EEPROM\_READ 62

**EEPROM READ command** 

Definition at line 56 of file iap.h.

6.6.2.14 #define IAP\_EEPROM\_WRITE 61

**EEPROM Write command** 

Definition at line 55 of file iap.h.

6.6.2.15 #define IAP\_ERASE\_PAGE\_CMD 59

Erase page

Definition at line 54 of file iap.h.

6.6.2.16 #define IAP\_ERSSECTOR\_CMD 52

Erase Sector command

Definition at line 47 of file iap.h.

6.6.2.17 #define IAP\_INVALID\_BAUD\_RATE 17

Invalid baud rate setting

Definition at line 76 of file iap.h.

6.6.2.18 #define IAP\_INVALID\_CODE 16

Unlock code is invalid

Definition at line 75 of file iap.h.

6.6.2.19 #define IAP\_INVALID\_COMMAND 1

Invalid command

Definition at line 60 of file iap.h.

6.6.2.20 #define IAP\_INVALID\_SECTOR 7

Sector number is invalid or end sector number is greater than start sector number

Definition at line 66 of file iap.h.

6.6.2.21 #define IAP\_INVALID\_STOP\_BIT 18

Invalid stop bit setting

Definition at line 77 of file iap.h.

6.6.2.22 #define IAP\_PARAM\_ERROR 12

nsufficient number of parameters or invalid parameter

Definition at line 71 of file iap.h.

6.6.2.23 #define IAP\_PREWRRITE\_CMD 50

Prepare sector for write operation command

Definition at line 45 of file iap.h.

6.6.2.24 #define IAP\_READ\_BOOT\_CODE\_CMD 55

Read Boot code version

Definition at line 50 of file iap.h.

6.6.2.25 #define IAP\_READ\_UID\_CMD 58

Read UID

Definition at line 53 of file iap.h.

6.6.2.26 #define IAP\_REINVOKE\_ISP\_CMD 57

Reinvoke ISP

Definition at line 52 of file iap.h.

6.6.2.27 #define IAP\_REPID\_CMD 54

Read PartID command

Definition at line 49 of file iap.h.

6.6.2.28 #define IAP\_SECTOR\_NOT\_BLANK 8

Sector is not blank

Definition at line 67 of file iap.h.

6.6.2.29 #define IAP\_SECTOR\_NOT\_PREPARED 9

Command to prepare sector for write operation was not executed

Definition at line 68 of file iap.h.

6.6.2.30 #define IAP\_SRC\_ADDR\_ERROR 2

Source address is not on word boundary

Definition at line 61 of file iap.h.

6.6.2.31 #define IAP\_SRC\_ADDR\_NOT\_MAPPED 4

Source address is not mapped in the memory map

Definition at line 63 of file iap.h.

6.6.2.32 #define IAP\_WRISECTOR\_CMD 51

Write Sector command

Definition at line 46 of file iap.h.

6.6.3 Typedef Documentation

6.6.3.1 typedef void(\* IAP\_ENTRY\_T) (unsigned int[5], unsigned int[4])

Definition at line 81 of file iap.h.

6.6.4 Function Documentation

6.6.4.1 uint8\_t Chip\_IAP\_BlankCheckSector ( uint32\_t strSector, uint32\_t endSector )

Blank check a sector or multiples sector of on-chip flash memory.

#### **Parameters**

strSector	: Start sector number
endSector	: End sector number

#### Returns

Offset of the first non blank word location if the status code is SECTOR\_NOT\_BLANK

#### Note

The end sector must be greater than or equal to start sector number

Definition at line 93 of file iap.c.

6.6.4.2 uint8\_t Chip\_IAP\_Compare ( uint32\_t dstAdd, uint32\_t srcAdd, uint32\_t bytescmp )

Compare the memory contents at two locations.

#### **Parameters**

dstAdd	: Destination of the RAM address of data bytes to be compared
srcAdd	: Source of the RAM address of data bytes to be compared
bytescmp	: Number of bytes to be compared

#### Returns

Offset of the first mismatch of the status code is COMPARE\_ERROR

#### Note

The addresses should be a word boundary and number of bytes should be a multiply of 4

Definition at line 128 of file iap.c.

6.6.4.3 uint8\_t Chip\_IAP\_CopyRamToFlash ( uint32\_t dstAdd, uint32\_t \* srcAdd, uint32\_t byteswrt )

Copy RAM to flash.

## **Parameters**

dstAdd	: Destination flash address where data bytes are to be written
srcAdd	: Source flash address where data bytes are to be read
byteswrt	: Number of bytes to be written

#### Returns

Status code to indicate the command is executed successfully or not

#### Note

The addresses should be a 256 byte boundary and the number of bytes should be 256 | 512 | 1024 | 4096

Definition at line 64 of file iap.c.

6.6.4.4 uint8\_t Chip\_IAP\_ErasePage ( uint32\_t strPage, uint32\_t endPage )

Erase a page or multiple papers of on-chip flash memory.

#### **Parameters**

strPage	: Start page number
endPage	: End page number

## Returns

Status code to indicate the command is executed successfully or not

#### Note

The page number must be greater than or equal to start page number

Definition at line 164 of file iap.c.

6.6.4.5 uint8\_t Chip\_IAP\_EraseSector ( uint32\_t strSector, uint32\_t endSector )

#### Erase sector.

#### **Parameters**

strSector	: Start sector number
endSector	: End sector number

#### Returns

Status code to indicate the command is executed successfully or not

# Note

The end sector must be greater than or equal to start sector number

Definition at line 79 of file iap.c.

6.6.4.6 uint8\_t Chip\_IAP\_PreSectorForReadWrite ( uint32\_t strSector, uint32\_t endSector )

Prepare sector for write operation.

## **Parameters**

strSector	: Start sector number
endSector	: End sector number

#### Returns

Status code to indicate the command is executed successfully or not

### Note

This command must be executed before executing "Copy RAM to flash" or "Erase Sector" command. The end sector must be greater than or equal to start sector number

Definition at line 51 of file iap.c.

```
6.6.4.7 uint8_t Chip_IAP_ReadBootCode ( void )
Read boot code version number.
Returns
      Boot code version number
Definition at line 117 of file iap.c.
6.6.4.8 uint32_t Chip_IAP_ReadPID ( void )
Read part identification number.
Returns
      Part identification number
Definition at line 106 of file iap.c.
6.6.4.9 uint32_t Chip_IAP_ReadUID ( void )
Read the unique ID.
Returns
      Status code to indicate the command is executed successfully or not
Definition at line 153 of file iap.c.
6.6.4.10 uint8_t Chip_IAP_ReinvokeISP (void)
IAP reinvoke ISP to invoke the bootloader in ISP mode.
Returns
      none
Definition at line 142 of file iap.c.
```

# 6.7 CHIP: FPU initialization

# 6.7.1 Detailed Description

Cortex FPU initialization

# **Functions**

void fpulnit (void)
 Early initialization of the FPU.

# 6.7.2 Function Documentation

6.7.2.1 void fpulnit (void)

Early initialization of the FPU.

Returns

Nothing

# 6.8 CHIP: LPC Common Types

# 6.8.1 Detailed Description

# Modules

- LPC Public Macros
- LPC Public Types



IRQ vector names and NVIC vector mapping for the LPC5410x device

#### 6.10 CHIP: LPC5411X 32-bit Timer driver

## 6.10.1 Detailed Description

#### **Data Structures**

• struct LPC\_TIMER\_T

32-bit Standard timer register block structure

#### **Macros**

- #define TIMER\_IR\_CLR(n) \_BIT(n)
- #define TIMER\_MATCH\_INT(n) (\_BIT((n) & 0x0F))
- #define TIMER\_CAP\_INT(n) (\_BIT((((n) & 0x0F) + 4)))
- #define TIMER\_ENABLE ((uint32\_t) (1 << 0))</li>
- #define TIMER RESET ((uint32 t) (1 << 1))
- #define TIMER\_CTRL\_MASK ((uint32\_t) 0x03)
- #define TIMER\_INT\_ON\_MATCH(n) (\_BIT(((n) \* 3)))
- #define TIMER RESET ON MATCH(n) ( BIT((((n) \* 3) + 1)))
- #define TIMER\_STOP\_ON\_MATCH(n) (\_BIT((((n) \* 3) + 2)))
- #define TIMER MCR MASK ((uint32 t) 0x0FFF)
- #define TIMER CAP RISING(n) ( BIT(((n) \* 3)))
- #define TIMER\_CAP\_FALLING(n) (\_BIT((((n) \* 3) + 1)))
- #define TIMER\_INT\_ON\_CAP(n) (\_BIT((((n) \* 3) + 2)))
- #define TIMER CCR MASK ((uint32 t) 0x0FFF)
- #define TIMER\_EMR\_MASK ((uint32\_t) 0x0FFF)
- #define TIMER\_CTCR\_MASK ((uint32\_t) 0x0F)

#### **Enumerations**

• enum TIMER\_PIN\_MATCH\_STATE\_T { TIMER\_EXTMATCH\_DO\_NOTHING = 0, TIMER\_EXTMATCH\_← CLEAR = 1, TIMER\_EXTMATCH\_SET = 2, TIMER\_EXTMATCH\_TOGGLE = 3 }

Standard timer initial match pin state and change state.

• enum TIMER\_CAP\_SRC\_STATE\_T { TIMER\_CAPSRC\_RISING\_PCLK = 0, TIMER\_CAPSRC\_RISING\_← CAPN = 1, TIMER\_CAPSRC\_FALLING\_CAPN = 2, TIMER\_CAPSRC\_BOTH\_CAPN = 3 }

Standard timer clock and edge for count source.

#### **Functions**

- \_\_STATIC\_INLINE void Chip\_TIMER\_Init (LPC\_TIMER\_T \*pTMR)
   Initialize a timer.
- \_\_STATIC\_INLINE void Chip\_TIMER\_DeInit (LPC\_TIMER\_T \*pTMR)
   Shutdown a timer.
- \_\_STATIC\_INLINE bool Chip\_TIMER\_MatchPending (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  Determine if a match interrupt is pending.
- \_\_STATIC\_INLINE bool Chip\_TIMER\_CapturePending (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Determine if a capture interrupt is pending.
- \_\_STATIC\_INLINE void Chip\_TIMER\_ClearMatch (LPC\_TIMER\_T \*pTMR, int8\_t matchnum) Clears a (pending) match interrupt.
- \_\_STATIC\_INLINE void Chip\_TIMER\_ClearCapture (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Clears a (pending) capture interrupt.

```
• __STATIC_INLINE void Chip_TIMER_Enable (LPC_TIMER_T *pTMR)
     Enables the timer (starts count)

    __STATIC_INLINE void Chip_TIMER_Disable (LPC_TIMER_T *pTMR)

     Disables the timer (stops count)

    __STATIC_INLINE uint32_t Chip_TIMER_ReadCount (LPC_TIMER_T *pTMR)

     Returns the current timer count.

    __STATIC_INLINE uint32_t Chip_TIMER_ReadPrescale (LPC_TIMER_T *pTMR)

     Returns the current prescale count.

    STATIC INLINE void Chip TIMER PrescaleSet (LPC TIMER T*pTMR, uint32 t prescale)

     Sets the prescaler value.
    STATIC INLINE void Chip TIMER SetMatch (LPC TIMER T *pTMR, int8 t matchnum, uint32 t match-
 val)
     Sets a timer match value.

    STATIC INLINE uint32 t Chip TIMER ReadCapture (LPC TIMER T*pTMR, int8 t capnum)

     Reads a capture register.

    void Chip TIMER Reset (LPC TIMER T*pTMR)

     Resets the timer terminal and prescale counts to 0.
    STATIC INLINE void Chip TIMER MatchEnableInt (LPC TIMER T *pTMR, int8 t matchnum)
     Enables a match interrupt that fires when the terminal count matches the match counter value.
• STATIC INLINE void Chip TIMER MatchDisableInt (LPC TIMER T *pTMR, int8 t matchnum)
     Disables a match interrupt for a match counter.

    STATIC INLINE void Chip TIMER ResetOnMatchEnable (LPC TIMER T *pTMR, int8 t matchnum)

     For the specific match counter, enables reset of the terminal count register when a match occurs.

    STATIC INLINE void Chip TIMER ResetOnMatchDisable (LPC TIMER T*pTMR, int8 t matchnum)

     For the specific match counter, disables reset of the terminal count register when a match occurs.

    __STATIC_INLINE void Chip_TIMER_StopOnMatchEnable (LPC_TIMER_T *pTMR, int8_t matchnum)

     Enable a match timer to stop the terminal count when a match count equals the terminal count.

    __STATIC_INLINE void Chip_TIMER_StopOnMatchDisable (LPC_TIMER_T *pTMR, int8_t matchnum)

     Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count
     equals the terminal count.

    STATIC INLINE void Chip TIMER CaptureRisingEdgeEnable (LPC TIMER T *pTMR, int8 t capnum)

     Enables capture on on rising edge of selected CAP signal for the selected capture register, enables the selected
     CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.

    __STATIC_INLINE void Chip_TIMER_CaptureRisingEdgeDisable (LPC_TIMER_T *pTMR, int8_t capnum)

     Disables capture on on rising edge of selected CAP signal. For the selected capture register, disables the selected
     CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.

    STATIC INLINE void Chip TIMER CaptureFallingEdgeEnable (LPC TIMER T *pTMR, int8 t capnum)

     Enables capture on on falling edge of selected CAP signal. For the selected capture register, enables the selected
     CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.
    STATIC INLINE void Chip TIMER CaptureFallingEdgeDisable (LPC TIMER T *pTMR, int8 t capnum)
     Disables capture on on falling edge of selected CAP signal. For the selected capture register, disables the selected
     CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.

    __STATIC_INLINE void Chip_TIMER_CaptureEnableInt (LPC_TIMER_T *pTMR, int8_t capnum)

     Enables interrupt on capture of selected CAP signal. For the selected capture register, an interrupt will be generated
     when the enabled rising or falling edge on CAPn.capnum is detected.

    STATIC INLINE void Chip TIMER CaptureDisableInt (LPC TIMER T *pTMR, int8 t capnum)

     Disables interrupt on capture of selected CAP signal.

    void Chip TIMER ExtMatchControlSet (LPC TIMER T *pTMR, int8 t initial state, TIMER PIN MATCH←
```

\_STATE\_T matchState, int8\_t matchnum)

Sets external match control (MATn.matchnum) pin control. For the pin selected with matchnum, sets the function of

Sets external match control (MAIn.matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count.

• \_\_STATIC\_INLINE void Chip\_TIMER\_TIMER\_SetCountClockSrc (LPC\_TIMER\_T \*pTMR, TIMER\_CAP\_← SRC\_STATE\_T capSrc, int8\_t capnum)

Sets timer count source and edge with the selected passed from CapSrc. If CapSrc selected a CAPn pin, select the specific CAPn pin with the capnum value.

```
6.10.2 Macro Definition Documentation
```

6.10.2.1 #define TIMER\_CAP\_FALLING( n) (\_BIT((((n) \* 3) + 1)))

Bit location for CAP.n on CRx falling edge, n = 0 to 3

Definition at line 90 of file timer\_5411x.h.

6.10.2.2 #define TIMER\_CAP\_INT( n ) (\_BIT((((n) & 0x0F) + 4)))

Macro for getting a capture event interrupt bit

Definition at line 69 of file timer\_5411x.h.

6.10.2.3 #define TIMER\_CAP\_RISING( n ) (\_BIT(((n) \* 3)))

Bit location for CAP.n on CRx rising edge, n = 0 to 3

Definition at line 88 of file timer\_5411x.h.

6.10.2.4 #define TIMER\_CCR\_MASK ((uint32\_t) 0x0FFF)

Capture Control register Mask

Definition at line 94 of file timer 5411x.h.

6.10.2.5 #define TIMER\_CTCR\_MASK ((uint32\_t) 0x0F)

Counter Control register Mask

Definition at line 98 of file timer\_5411x.h.

6.10.2.6 #define TIMER\_CTRL\_MASK ((uint32\_t) 0x03)

Timer Control register Mask

Definition at line 76 of file timer\_5411x.h.

6.10.2.7 #define TIMER\_EMR\_MASK ((uint32\_t) 0x0FFF)

External Match register Mask

Definition at line 96 of file timer\_5411x.h.

6.10.2.8 #define TIMER\_ENABLE ((uint32\_t) (1 << 0))

Timer/counter enable bit

Definition at line 72 of file timer\_5411x.h.

6.10.2.9 #define TIMER\_INT\_ON\_CAP(n) (\_BIT((((n) \* 3) + 2)))

Bit location for CAP.n on CRx interrupt enable, n = 0 to 3

Definition at line 92 of file timer\_5411x.h.

6.10.2.10 #define TIMER\_INT\_ON\_MATCH(n) (\_BIT(((n) \* 3)))

Bit location for interrupt on MRx match, n = 0 to 3

Definition at line 79 of file timer\_5411x.h.

6.10.2.11 #define TIMER\_IR\_CLR( n ) \_BIT(n)

Macro to clear interrupt pending

Definition at line 64 of file timer\_5411x.h.

6.10.2.12 #define TIMER\_MATCH\_INT( n ) (\_BIT((n) & 0x0F))

Macro for getting a timer match interrupt bit

Definition at line 67 of file timer 5411x.h.

6.10.2.13 #define TIMER\_MCR\_MASK ((uint32\_t) 0x0FFF)

Match Control register Mask

Definition at line 85 of file timer\_5411x.h.

6.10.2.14 #define TIMER\_RESET ((uint32\_t) (1 << 1))

Timer/counter reset bit

Definition at line 74 of file timer\_5411x.h.

6.10.2.15 #define TIMER\_RESET\_ON\_MATCH(n) (\_BIT((((n) \* 3) + 1)))

Bit location for reset on MRx match, n = 0 to 3

Definition at line 81 of file timer\_5411x.h.

6.10.2.16 #define TIMER\_STOP\_ON\_MATCH( n ) (\_BIT((((n) \* 3) + 2)))

Bit location for stop on MRx match, n = 0 to 3

Definition at line 83 of file timer\_5411x.h.

6.10.3 Enumeration Type Documentation

6.10.3.1 enum TIMER\_CAP\_SRC\_STATE\_T

Standard timer clock and edge for count source.

## **Enumerator**

TIMER\_CAPSRC\_RISING\_PCLK Timer ticks on PCLK rising edge
TIMER\_CAPSRC\_RISING\_CAPN Timer ticks on CAPn.x rising edge
TIMER\_CAPSRC\_FALLING\_CAPN Timer ticks on CAPn.x falling edge
TIMER\_CAPSRC\_BOTH\_CAPN Timer ticks on CAPn.x both edges

Definition at line 464 of file timer\_5411x.h.

6.10.3.2 enum TIMER\_PIN\_MATCH\_STATE\_T

Standard timer initial match pin state and change state.

#### **Enumerator**

TIMER\_EXTMATCH\_DO\_NOTHING Timer match state does nothing on match pin

TIMER\_EXTMATCH\_CLEAR Timer match state sets match pin low

TIMER\_EXTMATCH\_SET Timer match state sets match pin high

TIMER\_EXTMATCH\_TOGGLE Timer match state toggles match pin

Definition at line 439 of file timer\_5411x.h.

#### 6.10.4 Function Documentation

```
6.10.4.1 STATIC INLINE void Chip TIMER CaptureDisableInt ( LPC TIMER T * pTMR, int8 t capnum )
```

Disables interrupt on capture of selected CAP signal.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

#### Returns

Nothing

Definition at line 431 of file timer\_5411x.h.

```
6.10.4.2 __STATIC_INLINE void Chip_TIMER_CaptureEnableInt ( LPC_TIMER_T * pTMR, int8_t capnum )
```

Enables interrupt on capture of selected CAP signal. For the selected capture register, an interrupt will be generated when the enabled rising or falling edge on CAPn.capnum is detected.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

#### Returns

Nothing

Definition at line 420 of file timer\_5411x.h.

```
6.10.4.3 __STATIC_INLINE void Chip_TIMER_CaptureFallingEdgeDisable ( LPC_TIMER_T * pTMR, int8_t capnum )
```

Disables capture on on falling edge of selected CAP signal. For the selected capture register, disables the selected CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.

## **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

#### Returns

**Nothing** 

Definition at line 407 of file timer 5411x.h.

6.10.4.4 \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureFallingEdgeEnable ( LPC\_TIMER\_T \* pTMR, int8\_t capnum )

Enables capture on on falling edge of selected CAP signal. For the selected capture register, enables the selected CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

#### Returns

Nothing

Definition at line 394 of file timer\_5411x.h.

6.10.4.5 \_\_STATIC\_INLINE bool Chip\_TIMER\_CapturePending ( LPC TIMER T \* pTMR, int8\_t capnum )

Determine if a capture interrupt is pending.

## Parameters

pTMR	: Pointer to timer IP register address
capnum	: Capture interrupt number to check

## Returns

false if the interrupt is not pending, otherwise true

## Note

Determine if the capture interrupt for the passed capture pin is pending.

Definition at line 174 of file timer\_5411x.h.

6.10.4.6 \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureRisingEdgeDisable ( LPC\_TIMER\_T \* pTMR, int8\_t capnum )

Disables capture on on rising edge of selected CAP signal. For the selected capture register, disables the selected CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

#### Returns

Nothing

Definition at line 381 of file timer\_5411x.h.

6.10.4.7 \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureRisingEdgeEnable ( LPC\_TIMER\_T \* pTMR, int8\_t capnum )

Enables capture on on rising edge of selected CAP signal for the selected capture register, enables the selected CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture signal/register to use

## Returns

Nothing

Definition at line 368 of file timer\_5411x.h.

6.10.4.8 \_\_STATIC\_INLINE void Chip\_TIMER\_ClearCapture ( LPC\_TIMER\_T \* pTMR, int8\_t capnum )

Clears a (pending) capture interrupt.

#### **Parameters**

pTMR	: Pointer to timer IP register address
capnum	: Capture interrupt number to clear

## Returns

Nothing

#### Note

Clears a pending timer capture interrupt.

Definition at line 198 of file timer\_5411x.h.

6.10.4.9 \_\_STATIC\_INLINE void Chip\_TIMER\_ClearMatch ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

Clears a (pending) match interrupt.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match interrupt number to clear

## Returns

Nothing

# Note

Clears a pending timer match interrupt.

Definition at line 186 of file timer\_5411x.h.

6.10.4.10 \_\_STATIC\_INLINE void Chip\_TIMER\_Delnit ( LPC\_TIMER\_T \* pTMR )

Shutdown a timer.

**Parameters** 

pTMR : Pointer to timer IP register address

Returns

Nothing

Definition at line 134 of file timer\_5411x.h.

6.10.4.11 \_\_STATIC\_INLINE void Chip\_TIMER\_Disable ( LPC\_TIMER\_T \* pTMR )

Disables the timer (stops count)

**Parameters** 

pTMR : Pointer to timer IP register address

Returns

Nothing

Note

Disables the timer to stop counting.

Definition at line 220 of file timer\_5411x.h.

6.10.4.12 \_\_STATIC\_INLINE void Chip\_TIMER\_Enable ( LPC\_TIMER\_T \* pTMR )

Enables the timer (starts count)

Parameters

pTMR : Pointer to timer IP register address

Returns

Nothing

Note

Enables the timer to start counting.

Definition at line 209 of file timer\_5411x.h.

6.10.4.13 void Chip\_TIMER\_ExtMatchControlSet ( LPC\_TIMER\_T \* pTMR, int8\_t initial\_state, TIMER\_PIN\_MATCH\_STATE\_T matchState, int8\_t matchnum )

Sets external match control (MATn.matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count.

#### **Parameters**

pTMR	: Pointer to timer IP register address
initial_state	: Initial state of the pin, high(1) or low(0)
matchState	: Selects the match state for the pin
matchnum	: MATn.matchnum signal to use

#### Returns

Nothing

#### Note

For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count.

Definition at line 72 of file timer\_5411x.c.

6.10.4.14 \_\_STATIC\_INLINE void Chip\_TIMER\_Init ( LPC\_TIMER\_T \* pTMR )

Initialize a timer.

#### **Parameters**

pTMR	: Pointer to timer IP register address

## Returns

Nothing

Definition at line 105 of file timer\_5411x.h.

6.10.4.15 \_\_STATIC\_INLINE void Chip\_TIMER\_MatchDisableInt ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

Disables a match interrupt for a match counter.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer, 0 to 3

#### Returns

Nothing

Definition at line 309 of file timer\_5411x.h.

6.10.4.16 \_\_STATIC\_INLINE void Chip\_TIMER\_MatchEnableInt ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

Enables a match interrupt that fires when the terminal count matches the match counter value.

## **Parameters**

pTMR	: Pointer to timer IP register address

matchnum : Match timer, 0 to 3

#### Returns

**Nothing** 

Definition at line 298 of file timer\_5411x.h.

 $\textbf{6.10.4.17} \quad \_\textbf{STATIC\_INLINE} \ \, \textbf{bool Chip\_TIMER\_MatchPending} \left( \ \, \textbf{LPC\_TIMER\_T} * \textit{pTMR}, \ \, \textbf{int8\_t} \; \textit{matchnum} \; \right)$ 

Determine if a match interrupt is pending.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match interrupt number to check

#### Returns

false if the interrupt is not pending, otherwise true

#### Note

Determine if the match interrupt for the passed timer and match counter is pending.

Definition at line 161 of file timer 5411x.h.

6.10.4.18 \_\_STATIC\_INLINE void Chip\_TIMER\_PrescaleSet ( LPC\_TIMER\_T \* pTMR, uint32\_t prescale )

Sets the prescaler value.

## Parameters

pTMR	: Pointer to timer IP register address
prescale	: Prescale value to set the prescale register to

### Returns

Nothing

## Note

Sets the prescale count value.

Definition at line 254 of file timer\_5411x.h.

6.10.4.19 \_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadCapture ( LPC\_TIMER\_T \* pTMR, int8\_t capnum )

Reads a capture register.

**Parameters** 

pTMR	: Pointer to timer IP register address
capnum	: Capture register to read

#### Returns

The selected capture register value

Note

Returns the selected capture register value.

Definition at line 279 of file timer\_5411x.h.

6.10.4.20 \_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadCount ( LPC\_TIMER\_T \* pTMR )

Returns the current timer count.

**Parameters** 

pTMR	: Pointer to timer IP register address
------	--

#### Returns

Current timer terminal count value

Note

Returns the current timer terminal count.

Definition at line 231 of file timer\_5411x.h.

6.10.4.21 \_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadPrescale ( LPC\_TIMER\_T \* pTMR )

Returns the current prescale count.

**Parameters** 

pTMR	: Pointer to timer IP register address

## Returns

Current timer prescale count value

Note

Returns the current prescale count.

Definition at line 242 of file timer\_5411x.h.

6.10.4.22 void Chip\_TIMER\_Reset ( LPC\_TIMER\_T \* pTMR )

Resets the timer terminal and prescale counts to 0.

#### **Parameters**

pTMR	: Pointer to timer IP register address

## Returns

Nothing

Definition at line 52 of file timer\_5411x.c.

6.10.4.23 \_\_STATIC\_INLINE void Chip\_TIMER\_ResetOnMatchDisable ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

For the specific match counter, disables reset of the terminal count register when a match occurs.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer, 0 to 3

#### Returns

Nothing

Definition at line 331 of file timer\_5411x.h.

6.10.4.24 \_\_STATIC\_INLINE void Chip\_TIMER\_ResetOnMatchEnable ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

For the specific match counter, enables reset of the terminal count register when a match occurs.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer, 0 to 3

#### Returns

Nothing

Definition at line 320 of file timer\_5411x.h.

6.10.4.25 \_\_STATIC\_INLINE void Chip\_TIMER\_SetMatch ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum, uint32\_t matchval )

Sets a timer match value.

## **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer to set match count for
matchval	: Match value for the selected match count

## Returns

Nothing

#### Note

Sets one of the timer match values.

Definition at line 267 of file timer\_5411x.h.

Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer, 0 to 3

#### Returns

Nothing

Definition at line 355 of file timer\_5411x.h.

6.10.4.27 \_\_STATIC\_INLINE void Chip\_TIMER\_StopOnMatchEnable ( LPC\_TIMER\_T \* pTMR, int8\_t matchnum )

Enable a match timer to stop the terminal count when a match count equals the terminal count.

#### **Parameters**

pTMR	: Pointer to timer IP register address
matchnum	: Match timer, 0 to 3

#### Returns

Nothing

Definition at line 343 of file timer\_5411x.h.

6.10.4.28 \_\_STATIC\_INLINE void Chip\_TIMER\_TIMER\_SetCountClockSrc ( LPC\_TIMER\_T \* pTMR, TIMER\_CAP\_SRC\_STATE\_T capSrc, int8\_t capnum )

Sets timer count source and edge with the selected passed from CapSrc. If CapSrc selected a CAPn pin, select the specific CAPn pin with the capnum value.

## **Parameters**

pTMR	: Pointer to timer IP register address
capSrc	: timer clock source and edge
capnum	: CAPn.capnum pin to use (0 - 2)

## Returns

Nothing

## Note

If CapSrc selected a CAPn pin, select the specific CAPn pin with the capnum value.

Definition at line 480 of file timer\_5411x.h.

# 6.11 CHIP: LPC5411X CPU multi-core support driver

## 6.11.1 Detailed Description

This driver helps with determine which MCU core the software is running, whether the MCU core is in master or slave mode, and provides functions for master and slave core control.

The functions for the driver are provided as part of the CHIP: LPC5411X Power LIBRARY functions library. For more information on using the LPC5411x LPCopen package with multi-core, see LPC5411X multi-core use in LPCOpen.

#### **Enumerations**

enum CORESELECT\_T { CORESELECT\_M0PLUS = 0, CORESELECT\_M4 }

## **Functions**

\_\_STATIC\_INLINE bool Chip\_CPU\_IsM4Core (void)

Determine which MCU this code is running on.

void Chip\_CPU\_SelectMasterCore (CORESELECT\_T master, CORESELECT\_T ownerPower)

Select master core and system power control ownership.

bool Chip CPU IsMasterCore (void)

Determine if this core is a slave or master.

void Chip\_CPU\_CM0Boot (uint32\_t \*coentry, uint32\_t \*costackptr)

Setup M0+ boot and reset M0+ core.

void Chip\_CPU\_CM4Boot (uint32\_t \*coentry, uint32\_t \*costackptr)

Setup M4 boot and reset M4 core.

## 6.11.2 Enumeration Type Documentation

```
6.11.2.1 enum CORESELECT_T
```

#### **Enumerator**

```
CORESELECT_MOPLUS
CORESELECT M4
```

Definition at line 65 of file cpuctrl 5411x.h.

#### 6.11.3 Function Documentation

```
6.11.3.1 void Chip_CPU_CM0Boot ( uint32_t * coentry, uint32_t * costackptr )
```

Setup M0+ boot and reset M0+ core.

## **Parameters**

coentry	: Pointer to boot entry point for M0+ core
costackptr	: Pointer to where stack should be located for M0+ core

#### Returns

Nothing

Note

Will setup boot stack and entry point, enable M0+ clock and then reset M0+ core.

6.11.3.2 void Chip\_CPU\_CM4Boot ( uint32\_t \* coentry, uint32\_t \* costackptr )

Setup M4 boot and reset M4 core.

#### **Parameters**

coentry	: Pointer to boot entry point for M4 core
costackptr	: Pointer to where stack should be located for M4 core

#### Returns

Nothing

Note

Will setup boot stack and entry point, enable M4 clock and then reset M0+ core.

```
6.11.3.3 __STATIC_INLINE bool Chip_CPU_IsM4Core ( void )
```

Determine which MCU this code is running on.

Returns

true if executing on the CM4, or false if executing on the CM0+

Definition at line 55 of file cpuctrl\_5411x.h.

6.11.3.4 bool Chip\_CPU\_IsMasterCore ( void )

Determine if this core is a slave or master.

Returns

true if this MCU is operating as the master, or false if operating as a slave

```
6.11.3.5 void Chip_CPU_SelectMasterCore ( CORESELECT T master, CORESELECT T ownerPower )
```

Select master core and system power control ownership.

Returns

Nothing

Note

This function can be used to select the master core and which core can powerdown the system. The master core can be re-selected on either the current master or slave core. Power control ownership is used to select which core can place the system in DEEP SLEEP, POWERDOWN, and DEEP POWERDOWN modes. (See Chip\_POWER\_EnterPowerMode). Note both the master and slave cores can used SLEEP mode, but only the master core can use the other modes.

#### 6.12 CHIP: LPC5411X Clock Driver

## 6.12.1 Detailed Description

#### **Macros**

- #define SYSCON FRO12MHZ FREQ (12000000)
- #define SYSCON\_FRO48MHZ\_FREQ (48000000)
- #define SYSCON FRO96MHZ FREQ (96000000)
- #define SYSCON\_WDTOSC\_FREQ (500000)
- #define SYSCON RTC FREQ (32768)
- #define Chip\_Clock\_GetIntOscRate() SYSCON\_FRO12MHZ\_FREQ

#### **Enumerations**

```
    enum WDT_OSC_FREQ_T {
        WDT_FREQ_RESERVED, WDT_FREQ_400000, WDT_FREQ_600000, WDT_FREQ_750000,
        WDT_FREQ_900000, WDT_FREQ_1000000, WDT_FREQ_1200000, WDT_FREQ_1300000,
        WDT_FREQ_1400000, WDT_FREQ_1500000, WDT_FREQ_1600000, WDT_FREQ_1700000,
        WDT_FREQ_1800000, WDT_FREQ_1900000, WDT_FREQ_2000000, WDT_FREQ_2050000,
        WDT_FREQ_2100000, WDT_FREQ_2200000, WDT_FREQ_2250000, WDT_FREQ_2300000,
        WDT_FREQ_2400000, WDT_FREQ_2450000, WDT_FREQ_2500000, WDT_FREQ_26000000,
        WDT_FREQ_2650000, WDT_FREQ_2700000, WDT_FREQ_2800000, WDT_FREQ_2850000,
        WDT_FREQ_2900000, WDT_FREQ_2950000, WDT_FREQ_3000000, WDT_FREQ_30500000 }
```

WDT Osc frequency value table.

- enum CHIP\_SYSCON\_MAIN\_A\_CLKSRC\_T { SYSCON\_MAIN\_A\_CLKSRC\_FRO12MHZ = 0, SYSCON →
   \_MAIN\_A\_CLKSRCA\_CLKIN, SYSCON\_MAIN\_A\_CLKSRCA\_WDTOSC, SYSCON\_MAIN\_A\_CLKSRCA →
   FROHF }
- enum CHIP\_SYSCON\_USBCLKSRC\_T { SYSCON\_USBCLKSRC\_FROHF, SYSCON\_USBCLKSRC\_PLL, SYSCON\_USBCLKSRC\_DISABLED = 7 }

USB Clock source.

enum CHIP\_SYSCON\_MCLKSRC\_T { SYSCON\_MCLKSRC\_FROHF, SYSCON\_MCLKSRC\_PLL, SYSC
 ON\_MCLKSRC\_MCLKIN, SYSCON\_MCLKSRC\_DISABLED = 7 }

MCLK Clock sources.

- enum CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T { SYSCON\_MAIN\_B\_CLKSRC\_MAINCLKSELA = 0, SYSC
   ON\_MAIN\_B\_CLKSRC\_PLL = 2, SYSCON\_MAIN\_B\_CLKSRC\_RTC }
- enum CHIP\_SYSCON\_CLKOUTSRC\_T {
   SYSCON\_CLKOUTSRC\_MAINCLK = 0, SYSCON\_CLKOUTSRC\_CLKIN, SYSCON\_CLKOUTSRC\_WD
   TOSC, SYSCON\_CLKOUTSRC\_FROHF,
   SYSCON\_CLKOUTSRC\_PLL, SYSCON\_CLKOUTSRC\_FRO12MHZ, SYSCON\_CLKOUTSRC\_RTC, SY
   SCON\_CLKOUTSRC\_DISABLED }
- enum CHIP\_SYSCON\_CLOCK\_T {
  - SYSCON\_CLOCK\_ROM = 1, SYSCON\_CLOCK\_SRAM1 = 3, SYSCON\_CLOCK\_SRAM2, SYSCON\_CLOCK\_SRAM2,
  - SYSCON\_CLOCK\_FLASH = 7, SYSCON\_CLOCK\_FMC, SYSCON\_CLOCK\_SPIFI = 10, SYSCON\_CLO←CK\_INPUTMUX,
  - SYSCON\_CLOCK\_IOCON = 13, SYSCON\_CLOCK\_GPIO0, SYSCON\_CLOCK\_GPIO1, SYSCON\_CLO↔ CK PINT = 18,
  - SYSCON\_CLOCK\_GINT, SYSCON\_CLOCK\_DMA, SYSCON\_CLOCK\_CRC, SYSCON\_CLOCK\_WWDT, SYSCON\_CLOCK\_RTC, SYSCON\_CLOCK\_MAILBOX = 26, SYSCON\_CLOCK\_ADC0, SYSCON\_CLOCK\_MRT = 32,
  - SYSCON\_CLOCK\_SCT0 = 32 + 2, SYSCON\_CLOCK\_UTICK = 32 + 10, SYSCON\_CLOCK\_FLEXCOMM0, SYSCON\_CLOCK\_FLEXCOMM1,
  - SYSCON CLOCK FLEXCOMM2, SYSCON CLOCK FLEXCOMM3, SYSCON CLOCK FLEXCOMM4,

```
SYSCON CLOCK FLEXCOMM5,
     SYSCON CLOCK FLEXCOMM6, SYSCON CLOCK FLEXCOMM7, SYSCON CLOCK DMIC, SYSCO↔
     N CLOCK TIMER2 = 32 + 22,
     SYSCON_CLOCK_USB = 32 + 25, SYSCON_CLOCK_TIMER0, SYSCON_CLOCK_TIMER1, SYSCON_←
     CLOCK TIMER3 = 128 + 13,
     SYSCON CLOCK TIMER4 }

    enum CHIP SYSCON FLEXCOMMCLKSELSRC T {

     SYSCON FLEXCOMMCLKSELSRC FRO12MHZ = 0, SYSCON FLEXCOMMCLKSELSRC FROHF, SY↔
     SCON_FLEXCOMMCLKSELSRC_PLL, SYSCON_FLEXCOMMCLKSELSRC_MCLK,
     SYSCON_FLEXCOMMCLKSELSRC_FRG, SYSCON_FLEXCOMMCLKSELSRC_NONE = 7 }

    enum CHIP SYSCON ADCCLKSELSRC T { SYSCON ADCCLKSELSRC MAINCLK = 0, SYSCON AD ←

     CCLKSELSRC_SYSPLLOUT, SYSCON_ADCCLKSELSRC_FROHF }

    enum CHIP ASYNC SYSCON SRC T{SYSCON ASYNC MAINCLK = 0, SYSCON ASYNC FRO12M

     HZ }

    enum CHIP SYSCON MAINCLKSRC T {

     SYSCON MAINCLKSRC FRO12MHZ = 0, SYSCON MAINCLKSRC CLKIN, SYSCON MAINCLKSRC ←
     WDTOSC, SYSCON_MAINCLKSRC_FROHF,
     SYSCON MAINCLKSRC PLLOUT = 6, SYSCON MAINCLKSRC RTC }
   enum CHIP_SYSCON_FRGCLKSRC_T {
     SYSCON_FRGCLKSRC_MAINCLK, SYSCON_FRGCLKSRC_PLL, SYSCON_FRGCLKSRC_FRO12MH←
     Z, SYSCON FRGCLKSRC FROHF,
     SYSCON_FRGCLKSRC_NONE = 7 }
        Fractional Divider clock sources.
Functions

    STATIC INLINE uint32 t Chip Clock GetExtClockInRate (void)

        Returns the external clock input rate.

    STATIC INLINE uint32 t Chip Clock GetRTCOscRate (void)

        Returns the RTC clock rate.

    STATIC INLINE void Chip Clock SetWDTOSCRate (WDT OSC FREQ T freq, uint32 t div)

        Set the WDT Oscillator frequency and divider.

    uint32 t Chip Clock GetWDTOSCRate (void)

        Return estimated watchdog oscillator rate.

    __STATIC_INLINE uint32_t Chip_Clock_GetFROHFRate (void)

        Gets the HF-FRO Frequency rate.

    STATIC INLINE void Chip Clock SetMain A ClockSource (CHIP SYSCON MAIN A CLKSRC T src)

        Set main A system clock source.
   • STATIC INLINE void Chip Clock SetUSBClockSource (CHIP SYSCON USBCLKSRC T src, uint32 ←
     t div)
        Set USB clock source.

    __STATIC_INLINE CHIP_SYSCON_USBCLKSRC_T Chip_Clock_GetUSBClockSource (void)

        Gets the clock source used by USB.

    __STATIC_INLINE uint32_t Chip_Clock_GetUSBClockDiv (void)

        Gets the clock divider used by USB.
       \_STATIC\_INLINE\ void\ Chip\_Clock\_SetMCLKClockSource\ (CHIP\_SYSCON\_MCLKSRC\_T\ src,\ uint32\_{\leftarrow}
     t div)
        Set the MCLK clock source.

    STATIC INLINE uint32 t Chip Clock GetMCLKDiv (void)

        Get MCLK clock div.
   • __STATIC_INLINE CHIP_SYSCON_MCLKSRC_T Chip_Clock_GetMCLKSource (void)
        Get MCLK clock source.

    __STATIC_INLINE void Chip_Clock_SetMCLKDirInput (void)
```

Set MCLK pin direction to INPUT.

\_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKDirOutput (void)

Set MCLK pin direction to OUTPUT.

• \_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKDir (int dir)

Set MCLK pin direction to INPUT or OUTPUT.

- \_\_STATIC\_INLINE int Chip\_Clock\_GetMCLKDir (void)
- \_\_STATIC\_INLINE CHIP\_SYSCON\_MAIN\_A\_CLKSRC\_T Chip\_Clock\_GetMain\_A\_ClockSource (void)

Returns the main A clock source.

uint32\_t Chip\_Clock\_GetMain\_A\_ClockRate (void)

Return main A clock rate.

- \_\_STATIC\_INLINE void Chip\_Clock\_SetMain\_B\_ClockSource (CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T src)

  Set main B system clock source.
- \_\_STATIC\_INLINE CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T Chip\_Clock\_GetMain\_B\_ClockSource (void) Returns the main B clock source.
- uint32\_t Chip\_Clock\_GetMain\_B\_ClockRate (void)

Return main B clock rate.

• \_\_STATIC\_INLINE void Chip\_Clock\_SetCLKOUTSource (CHIP\_SYSCON\_CLKOUTSRC\_T src, uint32\_← t div)

Set CLKOUT clock source and divider.

\_\_STATIC\_INLINE CHIP\_SYSCON\_CLKOUTSRC\_T Chip\_Clock\_GetCLKOUTSource (void)

Get CLKOUT clock source.

\_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetCLKOUTDiv (void)

Get CLKOUT clock divider.

void Chip\_Clock\_EnablePeriphClock (CHIP\_SYSCON\_CLOCK\_T clk)

Enable a system or peripheral clock.

void Chip\_Clock\_DisablePeriphClock (CHIP\_SYSCON\_CLOCK\_T clk)

Disable a system or peripheral clock.

\_\_STATIC\_INLINE void Chip\_Clock\_SetSysTickClockDiv (uint32\_t div)

Set system tick clock divider (external CLKIN as SYSTICK reference only)

\_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetSysTickClockDiv (void)

Returns system tick clock divider.

• uint32\_t Chip\_Clock\_GetSysTickClockRate (void)

Returns the system tick rate as used with the system tick divider.

\_\_STATIC\_INLINE void Chip\_Clock\_SetSysClockDiv (uint32\_t div)

Set system clock divider.

\_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetSysClockDiv (void)

Get system clock divider.

STATIC INLINE void Chip Clock SetADCClockDiv (uint32 t div)

Set system tick clock divider.

• \_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetADCClockDiv (void)

Returns ADC clock divider.

Set the FLEXCOMM clock source.

• \_\_STATIC\_INLINE CHIP\_SYSCON\_FLEXCOMMCLKSELSRC\_T Chip\_Clock\_GetFLEXCOMMClock Source (uint32\_t idx)

Returns the FLEXCOMM clock source.

• uint32\_t Chip\_Clock\_GetFLEXCOMMClockRate (uint32\_t id)

Return FlexCOMM clock rate.

\_\_STATIC\_INLINE void Chip\_Clock\_SetADCClockSource (CHIP\_SYSCON\_ADCCLKSELSRC\_T src)

Set the ADC clock source.

6.12 CHIP: LPC5411X Clock Driver \_\_STATIC\_INLINE CHIP\_SYSCON\_ADCCLKSELSRC\_T Chip\_Clock\_GetADCClockSource (void) Returns the ADC clock source. uint32\_t Chip\_Clock\_GetADCClockRate (void) Return ADC clock rate. \_\_STATIC\_INLINE void Chip\_Clock\_EnableRTCOsc (void) Enable the RTC 32KHz output. STATIC INLINE void Chip Clock DisableRTCOsc (void) Disable the RTC 32KHz output. \_\_STATIC\_INLINE bool Chip\_Clock\_GetRTCOsc (void) STATIC INLINE void Chip Clock SetAsyncSysconClockSource (CHIP ASYNC SYSCON SRC T src) Set asynchronous APB clock source. \_\_STATIC\_INLINE CHIP\_ASYNC\_SYSCON\_SRC\_T Chip\_Clock\_GetAsyncSysconClockSource (void) Get asynchronous APB clock source. uint32\_t Chip\_Clock\_GetAsyncSyscon\_ClockRate (void) Return asynchronous APB clock rate. STATIC INLINE void Chip Clock SetMainClockSource (CHIP SYSCON MAINCLKSRC T src) Set main system clock source. CHIP\_SYSCON\_MAINCLKSRC\_T Chip\_Clock\_GetMainClockSource (void) Get main system clock source. uint32\_t Chip\_Clock\_GetMainClockRate (void) Return main clock rate. uint32\_t Chip\_Clock\_GetSystemClockRate (void) Return system clock rate. uint32 t Chip Clock GetFRGInClockRate (void) Get the input clock frequency of FRG. \_\_STATIC\_INLINE void Chip\_Clock\_SetFRGClockSource (CHIP\_SYSCON\_FRGCLKSRC\_T src) Set clock source used by FRG. STATIC INLINE CHIP SYSCON FRGCLKSRC T Chip Clock GetFRGClockSource (void) Get clock source used by FRG. uint32\_t Chip\_Clock\_GetFRGClockRate (void) Get Fraction Rate Generator (FRG) clock rate. • uint32 t Chip Clock SetFRGClockRate (uint32 t rate) Set FRG rate to given rate. 6.12.2 Macro Definition Documentation 6.12.2.1 #define Chip\_Clock\_GetIntOscRate( ) SYSCON FRO12MHZ FREQ Definition at line 54 of file clock\_5411x.h. 6.12.2.2 #define SYSCON\_FRO12MHZ\_FREQ (12000000) Definition at line 47 of file clock 5411x.h.

Definition at line 48 of file clock 5411x.h.

6.12.2.3 #define SYSCON\_FRO48MHZ\_FREQ (48000000)

6.12.2.4 #define SYSCON\_FRO96MHZ\_FREQ (96000000)

6.12.2.5 #define SYSCON\_RTC\_FREQ (32768)

Definition at line 51 of file clock\_5411x.h.

6.12.2.6 #define SYSCON\_WDTOSC\_FREQ (500000)

Definition at line 50 of file clock\_5411x.h.

6.12.3 Enumeration Type Documentation

6.12.3.1 enum CHIP\_ASYNC\_SYSCON\_SRC\_T

Clock source selections for the asynchronous APB clock

**Enumerator** 

SYSCON\_ASYNC\_MAINCLK Main System clock
SYSCON\_ASYNC\_FRO12MHZ 12MHz FRO

Definition at line 621 of file clock\_5411x.h.

6.12.3.2 enum CHIP\_SYSCON\_ADCCLKSELSRC\_T

Clock sources for ADC clock source select

**Enumerator** 

SYSCON\_ADCCLKSELSRC\_MAINCLK Main clock
SYSCON\_ADCCLKSELSRC\_SYSPLLOUT PLL output
SYSCON\_ADCCLKSELSRC\_FROHF High frequency FRO 48MHz or 96MHz

Definition at line 562 of file clock\_5411x.h.

6.12.3.3 enum CHIP\_SYSCON\_CLKOUTSRC\_T

Clock sources for CLKOUT

Enumerator

SYSCON\_CLKOUTSRC\_MAINCLK Main system clock for CLKOUT

SYSCON\_CLKOUTSRC\_CLKIN CLKIN for CLKOUT

SYSCON\_CLKOUTSRC\_WDTOSC Watchdog oscillator for CLKOUT

SYSCON\_CLKOUTSRC\_FROHF 48MHz or 96MHz FRO

SYSCON\_CLKOUTSRC\_PLL Output of the PLL

SYSCON\_CLKOUTSRC\_FRO12MHZ 12MHz FRO

SYSCON\_CLKOUTSRC\_RTC RTC oscillator 32KHz for CLKOUT

SYSCON\_CLKOUTSRC\_DISABLED Disable clock source for CLKOUT

Definition at line 337 of file clock\_5411x.h.

# 6.12.3.4 enum CHIP\_SYSCON\_CLOCK\_T

System and peripheral clocks enum

# **Enumerator**

SYSCON\_CLOCK\_ROM ROM clock

SYSCON\_CLOCK\_SRAM1 SRAM1 clock

SYSCON\_CLOCK\_SRAM2 SRAM2 clock

SYSCON\_CLOCK\_SRAMX SRAMX Clock

SYSCON\_CLOCK\_FLASH FLASH controller clock

SYSCON\_CLOCK\_FMC FMC clock

SYSCON\_CLOCK\_SPIFI SPIFI Clock

SYSCON\_CLOCK\_INPUTMUX Input mux clock

SYSCON\_CLOCK\_IOCON IOCON clock

SYSCON CLOCK GPIO0 GPIO0 clock

SYSCON\_CLOCK\_GPIO1 GPIO1 clock

SYSCON\_CLOCK\_PINT PININT clock

SYSCON\_CLOCK\_GINT grouped pin interrupt block clock

SYSCON\_CLOCK\_DMA DMA clock

SYSCON\_CLOCK\_CRC CRC clock

SYSCON\_CLOCK\_WWDT WDT clock

SYSCON\_CLOCK\_RTC RTC clock

SYSCON\_CLOCK\_MAILBOX Mailbox clock

SYSCON\_CLOCK\_ADCO ADCO clock

SYSCON\_CLOCK\_MRT multi-rate timer clock

SYSCON\_CLOCK\_SCT0 SCT0 clock

SYSCON\_CLOCK\_UTICK UTICK clock

SYSCON\_CLOCK\_FLEXCOMMO FLEXCOMMO Clock

SYSCON\_CLOCK\_FLEXCOMM1 FLEXCOMM1 Clock

SYSCON\_CLOCK\_FLEXCOMM2 FLEXCOMM2 Clock

SYSCON\_CLOCK\_FLEXCOMM3 FLEXCOMM3 Clock

SYSCON\_CLOCK\_FLEXCOMM4 FLEXCOMM4 Clock

SYSCON\_CLOCK\_FLEXCOMM5 FLEXCOMM5 Clock

SYSCON\_CLOCK\_FLEXCOMM6 FLEXCOMM6 Clock

SYSCON\_CLOCK\_FLEXCOMM7 FLEXCOMM7 Clock

SYSCON\_CLOCK\_DMIC D-MIC Clock

SYSCON\_CLOCK\_TIMER2 TIMER2 clock

SYSCON CLOCK USB USB clock

SYSCON\_CLOCK\_TIMER0 TIMER0 clock

SYSCON\_CLOCK\_TIMER1 TIMER1 Clock

SYSCON\_CLOCK\_TIMER3 Clock

SYSCON\_CLOCK\_TIMER4 TIMER4 clock

Definition at line 383 of file clock\_5411x.h.

# 6.12.3.5 enum CHIP\_SYSCON\_FLEXCOMMCLKSELSRC\_T

Clock sources for FLEXCOMM clock source select

#### **Enumerator**

SYSCON\_FLEXCOMMCLKSELSRC\_FRO12MHZ FRO 12-MHz
SYSCON\_FLEXCOMMCLKSELSRC\_FROHF HF-FRO 48-MHz or 96-MHz
SYSCON\_FLEXCOMMCLKSELSRC\_PLL PLL output
SYSCON\_FLEXCOMMCLKSELSRC\_MCLK MCLK output
SYSCON\_FLEXCOMMCLKSELSRC\_FRG FRG output
SYSCON\_FLEXCOMMCLKSELSRC\_NONE NONE output

Definition at line 522 of file clock 5411x.h.

6.12.3.6 enum CHIP\_SYSCON\_FRGCLKSRC\_T

Fractional Divider clock sources.

#### Enumerator

SYSCON\_FRGCLKSRC\_MAINCLK Main Clock
SYSCON\_FRGCLKSRC\_PLL Output clock from PLL
SYSCON\_FRGCLKSRC\_FRO12MHZ FRO 12-MHz
SYSCON\_FRGCLKSRC\_FROHF FRO High Frequency (48 or 96) MHz
SYSCON\_FRGCLKSRC\_NONE No clock input

Definition at line 708 of file clock\_5411x.h.

# 6.12.3.7 enum CHIP SYSCON MAIN A CLKSRC T

Clock source selections for only the main A system clock. The main A system clock is used as an input into the main B system clock selector. Main clock A only needs to be setup if the main clock A input is used in the main clock system selector.

# Enumerator

SYSCON\_MAIN\_A\_CLKSRC\_FRO12MHZ 12MHz FRO
SYSCON\_MAIN\_A\_CLKSRCA\_CLKIN Crystal (main) oscillator in
SYSCON\_MAIN\_A\_CLKSRCA\_WDTOSC Watchdog oscillator rate
SYSCON\_MAIN\_A\_CLKSRCA\_FROHF 48MHz or 96MHz HF-FRO

Definition at line 136 of file clock\_5411x.h.

6.12.3.8 enum CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T

Clock sources for only main B system clock

#### Enumerator

SYSCON\_MAIN\_B\_CLKSRC\_MAINCLKSELA main clock A
SYSCON\_MAIN\_B\_CLKSRC\_PLL System PLL output
SYSCON\_MAIN\_B\_CLKSRC\_RTC RTC oscillator 32KHz output

Definition at line 303 of file clock\_5411x.h.

```
6.12.3.9 enum CHIP_SYSCON_MAINCLKSRC_T
```

Clock sources for main system clock. This is a mix of both main clock A and B selections.

#### **Enumerator**

SYSCON\_MAINCLKSRC\_FRO12MHZ 12-MHz FRO
SYSCON\_MAINCLKSRC\_CLKIN Crystal (main) oscillator in
SYSCON\_MAINCLKSRC\_WDTOSC Watchdog oscillator rate
SYSCON\_MAINCLKSRC\_FROHF 48MHz or 96-MHz HF-FRO
SYSCON\_MAINCLKSRC\_PLLOUT System PLL output
SYSCON\_MAINCLKSRC\_RTC RTC oscillator 32KHz output

Definition at line 656 of file clock\_5411x.h.

6.12.3.10 enum CHIP\_SYSCON\_MCLKSRC\_T

MCLK Clock sources.

#### **Enumerator**

SYSCON\_MCLKSRC\_FROHF HF-FRO 48MHz or 96MHz
SYSCON\_MCLKSRC\_PLL Main pll
SYSCON\_MCLKSRC\_MCLKIN MCLK INPUT Clock pin set by IOCON
SYSCON\_MCLKSRC\_DISABLED Disable clock source to MCLK

Definition at line 211 of file clock 5411x.h.

6.12.3.11 enum CHIP\_SYSCON\_USBCLKSRC\_T

USB Clock source.

### Enumerator

SYSCON\_USBCLKSRC\_FROHF High frequency FRO 48MHz or 96MHz SYSCON\_USBCLKSRC\_PLL USB PLL SYSCON\_USBCLKSRC\_DISABLED USB Clock disabled

Definition at line 171 of file clock\_5411x.h.

6.12.3.12 enum WDT\_OSC\_FREQ\_T

WDT Osc frequency value table.

# Enumerator

WDT\_FREQ\_RESERVED Reserved value
WDT\_FREQ\_400000 WDT Freq 400 KHz
WDT\_FREQ\_600000 WDT Freq 600 KHz
WDT\_FREQ\_750000 WDT Freq 750 KHz
WDT\_FREQ\_900000 WDT Freq 900 KHz
WDT\_FREQ\_1000000 WDT Freq 1.0 MHz
WDT\_FREQ\_12000000 WDT Freq 1.2 MHz

```
WDT_FREQ_1300000 WDT Freq 1.3 MHz
WDT_FREQ_1400000 WDT Freq 1.4 MHz
WDT_FREQ_1500000 WDT Freq 1.5 MHz
WDT_FREQ_1600000 WDT Freq 1.6 MHz
WDT_FREQ_1700000 WDT Freq 1.7 MHz
WDT_FREQ_1800000 WDT Freq 1.8 MHz
WDT_FREQ_1900000 WDT Freq 1.9 MHz
WDT_FREQ_2000000 WDT Freq 2.0 MHz
WDT_FREQ_2050000 WDT Freq 2.05 MHz
WDT_FREQ_2100000 WDT Freq 2.1 MHz
WDT_FREQ_2200000 WDT Freq 2.2 MHz
WDT_FREQ_2250000 WDT Freq 2.25 MHz
WDT_FREQ_2300000 WDT Freq 2.3 MHz
WDT_FREQ_2400000 WDT Freq 2.4 MHz
WDT_FREQ_2450000 WDT Freq 2.45 MHz
WDT_FREQ_2500000 WDT Freq 2.5 MHz
WDT_FREQ_2600000 WDT Freq 2.6 MHz
WDT_FREQ_2650000 WDT Freq 2.65 MHz
WDT_FREQ_2700000 WDT Freq 2.7 MHz
WDT_FREQ_2800000 WDT Freq 2.8 MHz
WDT_FREQ_2850000 WDT Freq 2.85 MHz
WDT_FREQ_2900000 WDT Freq 2.9 MHz
WDT_FREQ_2950000 WDT Freq 2.95 MHz
WDT_FREQ_3000000 WDT Freq 3.0 MHz
WDT_FREQ_3050000 WDT Freq 3.05 MHz
```

Definition at line 75 of file clock\_5411x.h.

# 6.12.4 Function Documentation

6.12.4.1 void Chip\_Clock\_DisablePeriphClock ( CHIP\_SYSCON\_CLOCK\_T clk )

Disable a system or peripheral clock.

**Parameters** 

```
clk : Clock to disable
```

Returns

Nothing

Definition at line 151 of file clock\_5411x.c.

6.12.4.2 \_\_STATIC\_INLINE void Chip\_Clock\_DisableRTCOsc ( void )

Disable the RTC 32KHz output.

Returns

Nothing

Definition at line 608 of file clock\_5411x.h.

6.12.4.3 void Chip\_Clock\_EnablePeriphClock ( CHIP\_SYSCON\_CLOCK\_T clk )

Enable a system or peripheral clock.

**Parameters** 

clk : Clock to enable

Returns

Nothing

Definition at line 135 of file clock\_5411x.c.

6.12.4.4 \_\_STATIC\_INLINE void Chip\_Clock\_EnableRTCOsc ( void )

Enable the RTC 32KHz output.

Returns

Nothing

Note

This clock can be used for the main clock directly, but do not use this clock with the system PLL.

Definition at line 599 of file clock\_5411x.h.

6.12.4.5 \_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetADCClockDiv (void)

Returns ADC clock divider.

Returns

ADC clock divider, 0 = disabled

Definition at line 514 of file clock\_5411x.h.

6.12.4.6 uint32\_t Chip\_Clock\_GetADCClockRate ( void )

Return ADC clock rate.

Returns

ADC clock rate

Definition at line 185 of file clock\_5411x.c.

6.12.4.7 \_\_STATIC\_INLINE CHIP\_SYSCON\_ADCCLKSELSRC\_T Chip\_Clock\_GetADCClockSource ( void )

Returns the ADC clock source.

Returns

Returns which clock is used for the ADC clock source

Definition at line 582 of file clock\_5411x.h.

```
6.12.4.8 uint32_t Chip_Clock_GetAsyncSyscon_ClockRate (void)
Return asynchronous APB clock rate.
Returns
     Asynchronous APB clock rate
Note
     Includes adjustments by Async clock divider (ASYNCCLKDIV).
Definition at line 214 of file clock 5411x.c.
6.12.4.9 __STATIC_INLINE CHIP_ASYNC_SYSCON_SRC_T Chip_Clock_GetAsyncSysconClockSource ( void )
Get asynchronous APB clock source.
Returns
     Clock source for asynchronous APB clock
Definition at line 640 of file clock 5411x.h.
6.12.4.10 __STATIC_INLINE uint32_t Chip_Clock_GetCLKOUTDiv (void)
Get CLKOUT clock divider.
Returns
     Clock output source
Definition at line 375 of file clock_5411x.h.
6.12.4.11 __STATIC_INLINE CHIP_SYSCON_CLKOUTSRC_T Chip_Clock_GetCLKOUTSource (void)
Get CLKOUT clock source.
Returns
     Clock output source
Definition at line 366 of file clock 5411x.h.
6.12.4.12 __STATIC_INLINE uint32_t Chip_Clock_GetExtClockInRate ( void )
Returns the external clock input rate.
Returns
     External clock input rate
Definition at line 60 of file clock_5411x.h.
6.12.4.13 uint32_t Chip_Clock_GetFLEXCOMMClockRate ( uint32_t id )
Return FlexCOMM clock rate.
```

**Parameters** 

id: FlexCOMM ID (Valid range: 0 to 7)

Returns

FlexCOMM clock rate

Definition at line 376 of file clock\_5411x.c.

6.12.4.14 \_\_STATIC\_INLINE CHIP\_SYSCON\_FLEXCOMMCLKSELSRC\_T Chip\_Clock\_GetFLEXCOMMClockSource ( uint32\_t idx )

Returns the FLEXCOMM clock source.

**Parameters** 

idx : Index of the flexcomm (0 to 7)

Returns

Returns which clock is used for the FLEXCOMM clock source

Definition at line 547 of file clock\_5411x.h.

6.12.4.15 uint32\_t Chip\_Clock\_GetFRGClockRate ( void )

Get Fraction Rate Generator (FRG) clock rate.

Returns

UART base clock rate

Definition at line 268 of file clock\_5411x.c.

6.12.4.16 \_\_STATIC\_INLINE CHIP\_SYSCON\_FRGCLKSRC\_T Chip\_Clock\_GetFRGClockSource ( void )

Get clock source used by FRG.

Returns

Clock source used by FRG

Note

Definition at line 737 of file clock\_5411x.h.

6.12.4.17 uint32\_t Chip\_Clock\_GetFRGInClockRate ( void )

Get the input clock frequency of FRG.

Returns

Frequency in Hz on success (0 on failure)

Definition at line 292 of file clock\_5411x.c.

```
6.12.4.18 __STATIC_INLINE uint32_t Chip_Clock_GetFROHFRate (void)
Gets the HF-FRO Frequency rate.
Returns
     Nothing
Definition at line 147 of file clock_5411x.h.
6.12.4.19 uint32_t Chip_Clock_GetMain_A_ClockRate ( void )
Return main A clock rate.
Returns
      main A clock rate in Hz
Definition at line 83 of file clock_5411x.c.
6.12.4.20 __STATIC_INLINE CHIP_SYSCON_MAIN_A_CLKSRC_T Chip_Clock_GetMain_A_ClockSource ( void )
Returns the main A clock source.
Returns
      Returns which clock is used for the main A
Definition at line 289 of file clock_5411x.h.
6.12.4.21 uint32_t Chip_Clock_GetMain_B_ClockRate ( void )
Return main B clock rate.
Returns
      main B clock rate
Definition at line 113 of file clock 5411x.c.
6.12.4.22 __STATIC_INLINE CHIP_SYSCON_MAIN_B_CLKSRC_T Chip_Clock_GetMain_B_ClockSource (void)
Returns the main B clock source.
Returns
      Returns which clock is used for the main B
Definition at line 323 of file clock_5411x.h.
6.12.4.23 uint32_t Chip_Clock_GetMainClockRate ( void )
Return main clock rate.
Returns
      main clock rate
Definition at line 244 of file clock_5411x.c.
```

```
6.12.4.24 CHIP_SYSCON_MAINCLKSRC_T Chip_Clock_GetMainClockSource (void )
Get main system clock source.
Returns
     Clock source for main system
Note
Definition at line 224 of file clock_5411x.c.
6.12.4.25 __STATIC_INLINE int Chip_Clock_GetMCLKDir ( void )
Definition at line 280 of file clock_5411x.h.
6.12.4.26 __STATIC_INLINE uint32_t Chip_Clock_GetMCLKDiv (void)
Get MCLK clock div.
Returns
     MCLK divider
Definition at line 234 of file clock_5411x.h.
6.12.4.27 __STATIC_INLINE CHIP_SYSCON_MCLKSRC_T Chip_Clock_GetMCLKSource (void)
Get MCLK clock source.
Returns
     MCLK clock source
Definition at line 243 of file clock 5411x.h.
6.12.4.28 __STATIC_INLINE bool Chip_Clock_GetRTCOsc ( void )
Definition at line 613 of file clock_5411x.h.
6.12.4.29 __STATIC_INLINE uint32_t Chip_Clock_GetRTCOscRate ( void )
Returns the RTC clock rate.
Returns
     RTC oscillator clock rate in Hz
Definition at line 69 of file clock_5411x.h.
6.12.4.30 __STATIC_INLINE uint32_t Chip_Clock_GetSysClockDiv ( void )
Get system clock divider.
```

**Parameters** 

None

Returns

System clock divider

Definition at line 490 of file clock\_5411x.h.

6.12.4.31 uint32\_t Chip\_Clock\_GetSystemClockRate ( void )

Return system clock rate.

**Returns** 

system clock rate

Note

This is the main clock rate divided by AHBCLKDIV.

Definition at line 261 of file clock\_5411x.c.

6.12.4.32 \_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetSysTickClockDiv ( void )

Returns system tick clock divider.

Returns

system tick clock divider

Definition at line 462 of file clock\_5411x.h.

6.12.4.33 uint32\_t Chip\_Clock\_GetSysTickClockRate ( void )

Returns the system tick rate as used with the system tick divider.

Returns

the system tick rate

Definition at line 167 of file clock\_5411x.c.

6.12.4.34 \_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetUSBClockDiv ( void )

Gets the clock divider used by USB.

Returns

Returns clock divider used by USB

Definition at line 203 of file clock\_5411x.h.

6.12.4.35 \_\_STATIC\_INLINE CHIP\_SYSCON\_USBCLKSRC\_T Chip\_Clock\_GetUSBClockSource (void)

Gets the clock source used by USB.

Returns

Returns which clock is used for USB

Definition at line 194 of file clock\_5411x.h.

6.12.4.36 uint32\_t Chip\_Clock\_GetWDTOSCRate (void)

Return estimated watchdog oscillator rate.

Returns

Estimated watchdog oscillator rate

Note

This rate is accurate to plus or minus 40%.

Definition at line 411 of file clock 5411x.c.

6.12.4.37 \_\_STATIC\_INLINE void Chip\_Clock\_SetADCClockDiv ( uint32\_t div )

Set system tick clock divider.

**Parameters** 

div : divider for system clock

Returns

Nothing

Note

Use 0 to disable, or a divider value of 1 to 255. The system tick rate is the main system clock divided by this value. Use caution when using the CMSIS SysTick\_Config() functions as they typically use SystemCoreClock for setup.

Definition at line 504 of file clock\_5411x.h.

6.12.4.38 \_\_STATIC\_INLINE void Chip\_Clock\_SetADCClockSource ( CHIP\_SYSCON\_ADCCLKSELSRC\_T src )

Set the ADC clock source.

**Parameters** 

src : ADC clock source

Returns

Nothing

Definition at line 573 of file clock\_5411x.h.

6.12.4.39 \_\_STATIC\_INLINE void Chip\_Clock\_SetAsyncSysconClockSource ( CHIP\_ASYNC\_SYSCON\_SRC\_T src )

Set asynchronous APB clock source.

#### **Parameters**

src	: Clock source for asynchronous APB clock
-----	---

#### Returns

Nothing

Definition at line 631 of file clock\_5411x.h.

6.12.4.40 \_\_STATIC\_INLINE void Chip\_Clock\_SetCLKOUTSource ( CHIP\_SYSCON\_CLKOUTSRC\_T src, uint32\_t div )

Set CLKOUT clock source and divider.

#### **Parameters**

src	: Clock source for CLKOUT (see CHIP_SYSCON_CLKOUTSRC_T)
div	: divider for CLKOUT clock [Valid range 1 to 256]

# Returns

Nothing

Note

The CLKOUT clock rate is the clock source divided by the divider.

Definition at line 355 of file clock\_5411x.h.

6.12.4.41 \_\_STATIC\_INLINE void Chip\_Clock\_SetFLEXCOMMClockSource ( uint32\_t idx, CHIP\_SYSCON\_FLEXCOMM ← CLKSELSRC\_T src )

Set the FLEXCOMM clock source.

# **Parameters**

idx	: Index of the flexcomm (0 to 7)
src	: FLEXCOMM clock source (See CHIP SYSCON FLEXCOMMCLKSELSRC T)

# Returns

Nothing

Definition at line 537 of file clock\_5411x.h.

6.12.4.42 uint32\_t Chip\_Clock\_SetFRGClockRate ( uint32\_t rate )

Set FRG rate to given rate.

Returns

Actual FRG clock rate

Note

If FRG is used for UART base clock, *rate* is recommended to be 16 times desired baud rate; **This API must** only be called after setting the source using Chip\_Clock\_SetFRGClockSource()

Definition at line 322 of file clock\_5411x.c.

6.12.4.43 \_\_STATIC\_INLINE void Chip\_Clock\_SetFRGClockSource ( CHIP\_SYSCON\_FRGCLKSRC\_T src )

Set clock source used by FRG.

**Returns** 

Clock source used by FRG

Note

Definition at line 727 of file clock\_5411x.h.

6.12.4.44 \_\_STATIC\_INLINE void Chip\_Clock\_SetMain\_A\_ClockSource ( CHIP\_SYSCON\_MAIN\_A\_CLKSRC\_T src )

Set main A system clock source.

**Parameters** 

src	: Clock source for main A
-----	---------------------------

#### Returns

Nothing

Note

This function only needs to be setup if main clock A will be selected in the Chip\_Clock\_GetMain\_B\_Clock← Rate() function.

Definition at line 163 of file clock\_5411x.h.

6.12.4.45 \_\_STATIC\_INLINE void Chip\_Clock\_SetMain\_B\_ClockSource ( CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T src )

Set main B system clock source.

**Parameters** 

src	: Clock source for main B

# Returns

Nothing

Definition at line 314 of file clock 5411x.h.

6.12.4.46 \_\_STATIC\_INLINE void Chip\_Clock\_SetMainClockSource ( CHIP\_SYSCON\_MAINCLKSRC\_T src )

Set main system clock source.

**Parameters** 

src : Clock source for main system (See CHIP\_SYSCON\_MAINCLKSRC\_T)

**Returns** 

Nothing

Definition at line 670 of file clock\_5411x.h.

6.12.4.47 \_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKClockSource ( CHIP\_SYSCON\_MCLKSRC\_T src, uint32\_t div )

Set the MCLK clock source.

**Parameters** 

src	Clock Source for MCLK (see CHIP_SYSCON_MCLKSRC_T)
div	Value by which the source clock rate be divided (must be greater than 0)

Returns

Nothing

Definition at line 224 of file clock\_5411x.h.

6.12.4.48 \_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKDir ( int dir )

Set MCLK pin direction to INPUT or OUTPUT.

**Parameters** 

dir	: 0 => INPUT, anything else => OUTPUT

Returns

Nothing

Definition at line 271 of file clock 5411x.h.

6.12.4.49 \_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKDirInput ( void )

Set MCLK pin direction to INPUT.

Returns

Nothing

Definition at line 252 of file clock\_5411x.h.

6.12.4.50 \_\_STATIC\_INLINE void Chip\_Clock\_SetMCLKDirOutput ( void )

Set MCLK pin direction to OUTPUT.

Returns

Nothing

Definition at line 261 of file clock\_5411x.h.

6.12.4.51 \_\_STATIC\_INLINE void Chip\_Clock\_SetSysClockDiv ( uint32\_t div )

Set system clock divider.

#### **Parameters**

div	: divider for system clock
-----	----------------------------

# Returns

Nothing

# Note

Use a divider value of 1 to 255. The system clock rate is the main system clock divided by this value.

Definition at line 480 of file clock 5411x.h.

6.12.4.52 \_\_STATIC\_INLINE void Chip\_Clock\_SetSysTickClockDiv ( uint32\_t div )

Set system tick clock divider (external CLKIN as SYSTICK reference only)

# **Parameters**

div	: divider for system clock

#### Returns

Nothing

# Note

Use 0 to disable, or a divider value of 1 to 255. The system tick rate is the external CLKIN rate divided by this value. The extern CLKIN pin signal, divided by the SYSTICKCLKDIV divider, is selected by clearing  $C \leftarrow LKSOURCE$  bit 2 in the System Tick CSR register. The core clock must be at least 2.5 times faster than the reference system tick clock otherwise the count values are unpredictable.

Definition at line 453 of file clock\_5411x.h.

6.12.4.53 \_\_STATIC\_INLINE void Chip\_Clock\_SetUSBClockSource ( CHIP\_SYSCON\_USBCLKSRC\_T src, uint32\_t div )

Set USB clock source.

# **Parameters**

src	: Clock source for USB (See CHIP_SYSCON_USBCLKSRC_T)
div	: Value by which the clock must be divided (valid range: 1 - 256)

# Returns

Nothing

Definition at line 183 of file clock\_5411x.h.

6.12.4.54 \_\_STATIC\_INLINE void Chip\_Clock\_SetWDTOSCRate ( WDT\_OSC\_FREQ\_T freq, uint32\_t div )

Set the WDT Oscillator frequency and divider.

# **Parameters**

freq	: WDT OSC Frequency to set [See WDT_OSC_FREQ_T]
div	: Divider value [Valid values are 2, 4, 6, 8 64]

# Returns

Nothing

# Note

The actual frequency of the WDT Oscillator can be +/- 40% of frequency set in freq.

Definition at line 118 of file clock\_5411x.h.

# 6.13 CHIP: LPC5411X Cyclic Redundancy Check Engine driver

# 6.13.1 Detailed Description

#### **Data Structures**

• struct LPC\_CRC\_T

CRC register block structure.

#### **Macros**

```
    #define CRC_MODE_POLY_BITMASK ((0x03)) /** CRC polynomial Bit mask */
```

- #define CRC\_MODE\_POLY\_CCITT (0x00) /\*\* Select CRC-CCITT polynomial \*/
- #define CRC\_MODE\_POLY\_CRC16 (0x01) /\*\* Select CRC-16 polynomial \*/
- #define CRC\_MODE\_POLY\_CRC32 (0x02) /\*\* Select CRC-32 polynomial \*/
- #define CRC MODE WRDATA BITMASK (0x03 << 2) /\*\* CRC WR Data Config Bit mask \*/</li>
- #define CRC\_MODE\_WRDATA\_BIT\_RVS (1 << 2) /\*\* Select Bit order reverse for WR\_DATA (per byte) \*/
- #define CRC\_MODE\_WRDATA\_CMPL (1 << 3) /\*\* Select One's complement for WR\_DATA \*/</li>
- #define CRC\_MODE\_SUM\_BITMASK (0x03 << 4) /\*\* CRC Sum Config Bit mask \*/
- #define CRC\_MODE\_SUM\_BIT\_RVS (1 << 4) /\*\* Select Bit order reverse for CRC\_SUM \*/</li>
- #define CRC MODE SUM CMPL (1 << 5) /\*\* Select One's complement for CRC SUM \*/
- #define MODE CFG CCITT (0x00) /\*\* Pre-defined mode word for default CCITT setup \*/
- #define MODE CFG CRC16 (0x15) /\*\* Pre-defined mode word for default CRC16 setup \*/
- #define MODE\_CFG\_CRC32 (0x36) /\*\* Pre-defined mode word for default CRC32 setup \*/
- #define CRC SEED CCITT (0x0000FFFF)/\*\* Initial seed value for CCITT mode \*/
- #define CRC SEED CRC16 (0x00000000)/\*\* Initial seed value for CRC16 mode \*/
- #define CRC SEED CRC32 (0xFFFFFFFF)/\*\* Initial seed value for CRC32 mode \*/

# **Enumerations**

enum CRC\_POLY\_T { CRC\_POLY\_CCITT = CRC\_MODE\_POLY\_CCITT, CRC\_POLY\_CRC16 = CRC\_M ← ODE\_POLY\_CRC16, CRC\_POLY\_CRC32 = CRC\_MODE\_POLY\_CRC32, CRC\_POLY\_LAST }
 CRC polynomial.

## **Functions**

```
    __STATIC_INLINE void Chip_CRC_Init (LPC_CRC_T *pCRC)
```

Initializes the CRC Engine.

STATIC INLINE void Chip CRC Deinit (LPC CRC T\*pCRC)

Deinitializes the CRC Engine.

• \_\_STATIC\_INLINE void Chip\_CRC\_SetPoly (LPC\_CRC\_T \*pCRC, CRC\_POLY\_T poly, uint32\_t flags)

Set the polynomial used for the CRC calculation.

STATIC INLINE void Chip CRC UseCRC16 (LPC CRC T\*pCRC)

Sets up the CRC engine for CRC16 mode.

• \_\_STATIC\_INLINE void Chip\_CRC\_UseCRC32 (LPC\_CRC\_T \*pCRC)

Sets up the CRC engine for CRC32 mode.

STATIC INLINE void Chip CRC UseCCITT (LPC CRC T\*pCRC)

Sets up the CRC engine for CCITT mode.

\_\_STATIC\_INLINE void Chip\_CRC\_UseDefaultConfig (LPC\_CRC\_T \*pCRC, CRC\_POLY\_T poly)

Engage the CRC engine with defaults based on the polynomial to be used.

\_\_STATIC\_INLINE void Chip\_CRC\_SetMode (LPC\_CRC\_T \*pCRC, uint32\_t mode)

```
Set the CRC Mode bits.

    __STATIC_INLINE uint32_t Chip_CRC_GetMode (LPC_CRC_T *pCRC)

         Get the CRC Mode bits.

    STATIC INLINE void Chip CRC SetSeed (LPC CRC T *pCRC, uint32 t seed)

         Set the seed bits used by the CRC_SUM register.

    STATIC INLINE uint32 t Chip CRC GetSeed (LPC CRC T*pCRC)

         Get the CRC seed value.
    • __STATIC_INLINE void Chip_CRC_Write8 (LPC_CRC_T *pCRC, uint8_t data)
          Convenience function for writing 8-bit data to the CRC engine.

    __STATIC_INLINE void Chip_CRC_Write16 (LPC_CRC_T *pCRC, uint16_t data)

         Convenience function for writing 16-bit data to the CRC engine.

    STATIC INLINE void Chip CRC Write32 (LPC CRC T *pCRC, uint32 t data)

         Convenience function for writing 32-bit data to the CRC engine.
    • __STATIC_INLINE uint32_t Chip_CRC_Sum (LPC_CRC_T *pCRC)
         Gets the CRC Sum based on the Mode and Seed as previously configured.

    STATIC INLINE uint32 t Chip CRC CRC8 (LPC CRC T *pCRC, const uint8 t *data, uint32 t bytes)

         Convenience function for computing a standard CCITT checksum from an 8-bit data block.

    __STATIC_INLINE uint32_t Chip_CRC_CRC16 (LPC_CRC_T *pCRC, const uint16_t *data, uint32_←

      t hwords)
         Convenience function for computing a standard CRC16 checksum from 16-bit data block.

    STATIC INLINE uint32 t Chip CRC CRC32 (LPC CRC T*pCRC, const uint32 t *data, uint32 t words)

         Convenience function for computing a standard CRC32 checksum from 32-bit data block.
6.13.2 Macro Definition Documentation
6.13.2.1 #define CRC_MODE_POLY_BITMASK ((0x03)) /** CRC polynomial Bit mask */
Definition at line 62 of file crc_5411x.h.
6.13.2.2 #define CRC_MODE_POLY_CCITT (0x00) /** Select CRC-CCITT polynomial */
Definition at line 63 of file crc_5411x.h.
6.13.2.3 #define CRC_MODE_POLY_CRC16 (0x01) /** Select CRC-16 polynomial */
Definition at line 64 of file crc 5411x.h.
6.13.2.4 #define CRC_MODE_POLY_CRC32 (0x02) /** Select CRC-32 polynomial */
Definition at line 65 of file crc_5411x.h.
6.13.2.5 #define CRC_MODE_SUM_BIT_RVS (1 << 4) /** Select Bit order reverse for CRC_SUM */
Definition at line 70 of file crc 5411x.h.
6.13.2.6 #define CRC_MODE_SUM_BITMASK (0x03 << 4) /** CRC Sum Config Bit mask */
```

Definition at line 69 of file crc 5411x.h.

```
6.13.2.7 #define CRC_MODE_SUM_CMPL (1 << 5) /** Select One's complement for CRC_SUM */
Definition at line 71 of file crc_5411x.h.
6.13.2.8 #define CRC_MODE_WRDATA_BIT_RVS (1 << 2) /** Select Bit order reverse for WR_DATA (per byte) */
Definition at line 67 of file crc 5411x.h.
6.13.2.9 #define CRC_MODE_WRDATA_BITMASK (0x03 << 2) /** CRC WR_Data Config Bit mask */
 Definition at line 66 of file crc 5411x.h.
6.13.2.10 #define CRC_MODE_WRDATA_CMPL (1 << 3) /** Select One's complement for WR_DATA */
Definition at line 68 of file crc_5411x.h.
6.13.2.11 #define CRC_SEED_CCITT (0x0000FFFF)/** Initial seed value for CCITT mode */
Definition at line 77 of file crc_5411x.h.
 6.13.2.12 #define CRC SEED CRC16 (0x00000000)/** Initial seed value for CRC16 mode */
 Definition at line 78 of file crc 5411x.h.
6.13.2.13 #define CRC_SEED_CRC32 (0xFFFFFFFF)/** Initial seed value for CRC32 mode */
Definition at line 79 of file crc_5411x.h.
6.13.2.14 #define MODE_CFG_CCITT (0x00) /** Pre-defined mode word for default CCITT setup */
Definition at line 73 of file crc_5411x.h.
6.13.2.15 #define MODE_CFG_CRC16 (0x15) /** Pre-defined mode word for default CRC16 setup */
Definition at line 74 of file crc 5411x.h.
6.13.2.16 #define MODE_CFG_CRC32 (0x36) /** Pre-defined mode word for default CRC32 setup */
Definition at line 75 of file crc_5411x.h.
6.13.3 Enumeration Type Documentation
6.13.3.1 enum CRC POLY T
 CRC polynomial.
Enumerator
```

Generated on Fri Mar 4 2016 18:34:19 for LPCOpen Platform for LPC5411X microcontrollers by Doxygen

CRC\_POLY\_CCITT CRC-CCIT polynomial CRC\_POLY\_CRC16 CRC-16 polynomial

# CRC\_POLY\_CRC32 CRC-32 polynomial CRC\_POLY\_LAST

Definition at line 84 of file crc\_5411x.h.

# 6.13.4 Function Documentation

6.13.4.1 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC16 ( LPC\_CRC\_T \* pCRC, const uint16\_t \* data, uint32\_t hwords )

Convenience function for computing a standard CRC16 checksum from 16-bit data block.

#### **Parameters**

pCRC	: Pointer to the crc register block
data	: Pointer to the block of 16-bit data
hwords	: The number of 16 byte entries pointed to by data

#### Returns

Check sum value

Definition at line 308 of file crc\_5411x.h.

6.13.4.2 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC32 ( LPC\_CRC\_T \* pCRC, const uint32\_t \* data, uint32\_t words )

Convenience function for computing a standard CRC32 checksum from 32-bit data block.

# **Parameters**

pCRC	: Pointer to the crc register block
data	: Pointer to the block of 32-bit data
words	: The number of 32-bit entries pointed to by data

# Returns

Check sum value

Definition at line 327 of file crc 5411x.h.

6.13.4.3 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC8 ( LPC\_CRC\_T \* pCRC, const uint8\_t \* data, uint32\_t bytes )

Convenience function for computing a standard CCITT checksum from an 8-bit data block.

# **Parameters**

pCRC	: Pointer to the crc register block
data	: Pointer to the block of 8-bit data
bytes	: The number of bytes pointed to by data

# Returns

Check sum value

Definition at line 289 of file crc\_5411x.h.

6.13.4.4 \_\_STATIC\_INLINE void Chip\_CRC\_Deinit ( LPC\_CRC\_T \* pCRC )

Deinitializes the CRC Engine.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

Nothing

Definition at line 114 of file crc\_5411x.h.

6.13.4.5 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_GetMode ( LPC\_CRC\_T \* pCRC )

Get the CRC Mode bits.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

The current value of the CRC Mode bits

Definition at line 213 of file crc\_5411x.h.

6.13.4.6 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_GetSeed ( LPC\_CRC\_T \* pCRC )

Get the CRC seed value.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

Seed value

Definition at line 234 of file crc\_5411x.h.

6.13.4.7 \_\_STATIC\_INLINE void Chip\_CRC\_Init ( LPC\_CRC\_T \* pCRC )

Initializes the CRC Engine.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

Nothing

Definition at line 96 of file crc\_5411x.h.

6.13.4.8 \_\_STATIC\_INLINE void Chip\_CRC\_SetMode ( LPC\_CRC\_T \* pCRC, uint32\_t mode )

Set the CRC Mode bits.

## **Parameters**

pCRC	: Pointer to the crc register block
mode	: Mode value

# Returns

Nothing

Definition at line 203 of file crc\_5411x.h.

6.13.4.9 \_\_STATIC\_INLINE void Chip\_CRC\_SetPoly ( LPC\_CRC\_T \* pCRC, CRC\_POLY\_T poly, uint32\_t flags )

Set the polynomial used for the CRC calculation.

# **Parameters**

pCRC	: Pointer to the crc register block
poly	: The enumerated polynomial to be used
flags	: An Or'ed value of flags that setup the mode

# Returns

Nothing

# Note

Flags for setting up the mode word include CRC\_MODE\_WRDATA\_BIT\_RVS, CRC\_MODE\_WRDATA\_C  $\leftarrow$  MPL, CRC\_MODE\_SUM\_BIT\_RVS, and CRC\_MODE\_SUM\_CMPL.

Definition at line 135 of file crc\_5411x.h.

6.13.4.10 \_\_STATIC\_INLINE void Chip\_CRC\_SetSeed ( LPC\_CRC\_T \* pCRC, uint32\_t seed )

Set the seed bits used by the CRC\_SUM register.

# **Parameters**

pCRC	: Pointer to the crc register block
seed	: Seed value

# Returns

Nothing

Definition at line 224 of file crc\_5411x.h.

6.13.4.11 \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_Sum ( LPC\_CRC\_T \* pCRC )

Gets the CRC Sum based on the Mode and Seed as previously configured.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

CRC Checksum value

Definition at line 277 of file crc\_5411x.h.

6.13.4.12 \_\_STATIC\_INLINE void Chip\_CRC\_UseCCITT ( LPC\_CRC\_T \* pCRC )

Sets up the CRC engine for CCITT mode.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

Nothing

Definition at line 167 of file crc\_5411x.h.

6.13.4.13 \_\_STATIC\_INLINE void Chip\_CRC\_UseCRC16 ( LPC\_CRC\_T \* pCRC )

Sets up the CRC engine for CRC16 mode.

**Parameters** 

pCRC : Pointer to the crc register block

Returns

Nothing

Definition at line 145 of file crc\_5411x.h.

6.13.4.14 \_\_STATIC\_INLINE void Chip\_CRC\_UseCRC32 ( LPC\_CRC\_T \* pCRC )

Sets up the CRC engine for CRC32 mode.

Parameters

pCRC : Pointer to the crc register block

Returns

Nothing

Definition at line 156 of file crc\_5411x.h.

6.13.4.15 \_\_STATIC\_INLINE void Chip\_CRC\_UseDefaultConfig ( LPC\_CRC\_T \* pCRC, CRC\_POLY\_T poly )

Engage the CRC engine with defaults based on the polynomial to be used.

#### **Parameters**

pCRC	: Pointer to the crc register block
poly	: The enumerated polynomial to be used

# Returns

Nothing

Definition at line 179 of file crc\_5411x.h.

6.13.4.16 \_\_STATIC\_INLINE void Chip\_CRC\_Write16 ( LPC\_CRC\_T \* pCRC, uint16\_t data )

Convenience function for writing 16-bit data to the CRC engine.

# **Parameters**

pCRC	: Pointer to the crc register block
data	: 16-bit data to write

# Returns

Nothing

Definition at line 256 of file crc\_5411x.h.

6.13.4.17 \_\_STATIC\_INLINE void Chip\_CRC\_Write32 ( LPC\_CRC\_T \* pCRC, uint32\_t data )

Convenience function for writing 32-bit data to the CRC engine.

#### **Parameters**

pCRC	: Pointer to the crc register block
data	: 32-bit data to write

# Returns

Nothing

Definition at line 267 of file crc\_5411x.h.

6.13.4.18 \_\_STATIC\_INLINE void Chip\_CRC\_Write8 ( LPC\_CRC\_T \* pCRC, uint8\_t data )

Convenience function for writing 8-bit data to the CRC engine.

# **Parameters**

pCRC	: Pointer to the crc register block
data	: 8-bit data to write

## Returns

Nothing

Definition at line 245 of file crc\_5411x.h.

# 6.14 CHIP: LPC5411X DMA Controller driver channel specific functions (legacy)

# 6.14.1 Detailed Description

#### **Data Structures**

• struct DMA\_CHDESC\_T

# **Functions**

• \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelConfig (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32 ← \_\_t cfg)

Setup a DMA channel configuration.

- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetChannelStatus (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Returns channel specific status flags.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransfer (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t cfg)

Setup a DMA channel transfer configuration.

- \_\_STATIC\_INLINE void Chip\_DMA\_SetTranBits (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t mask)

  Set DMA transfer register interrupt bits (safe)
- \_\_STATIC\_INLINE void Chip\_DMA\_ClearTranBits (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t mask)

  Clear DMA transfer register interrupt bits (safe)
- \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransferSize (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t trans)

Update the transfer size in an existing DMA channel transfer configuration.

- \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelValid (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch) Sets a DMA channel configuration as valid.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelInValid (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch) Sets a DMA channel configuration as invalid.
- \_\_STATIC\_INLINE void Chip\_DMA\_SWTriggerChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Performs a software trigger of the DMA channel.
- \_\_STATIC\_INLINE bool Chip\_DMA\_SetupTranChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, DMA\_C ← HDESC\_T \*desc)

Sets up a DMA channel with the passed DMA transfer descriptor.

# **Variables**

• DMA CHDESC T Chip DMA Table [MAX DMA CHANNEL]

# 6.14.2 Function Documentation

6.14.2.1 \_\_STATIC\_INLINE void Chip\_DMA\_ClearTranBits ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch, uint32\_t mask )

Clear DMA transfer register interrupt bits (safe)

#### **Parameters**

pDMA : The base of DMA controller on the chip

ch	: DMA channel ID
mask	: Bits to clear

# Returns

Nothing

#### Note

This function safely clears bits in the DMA channel specific XFERCFG register.

Definition at line 624 of file dma\_5411x.h.

6.14.2.2 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetChannelStatus ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Returns channel specific status flags.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

AN Or'ed value of DMA\_CTLSTAT\_VALIDPENDING and DMA\_CTLSTAT\_TRIG

Definition at line 574 of file dma\_5411x.h.

6.14.2.3 \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelInValid ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Sets a DMA channel configuration as invalid.

# **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 659 of file dma\_5411x.h.

6.14.2.4 \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelValid ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Sets a DMA channel configuration as valid.

# **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 648 of file dma\_5411x.h.

6.14.2.5 \_\_STATIC\_INLINE void Chip\_DMA\_SetTranBits ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch, uint32\_t mask )

Set DMA transfer register interrupt bits (safe)

#### **Parameters**

рDMA	: The base of DMA controller on the chip
ch	: DMA channel ID
mask	: Bits to set

# Returns

Nothing

#### Note

This function safely sets bits in the DMA channel specific XFERCFG register.

Definition at line 610 of file dma 5411x.h.

6.14.2.6 \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelConfig ( LPC DMA T \* pDMA, DMA CHID T ch, uint32\_t cfg )

Setup a DMA channel configuration.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID
cfg	: An Or'ed value of DMA_CFG_* values that define the channel's configuration

#### Returns

Nothing

# Note

This function sets up all configurable options for the DMA channel. These options are usually set once for a channel and then unchanged.

The following example show how to configure the channel for peripheral DMA requests, burst transfer size of 1 (in 'transfers', not bytes), continuous reading of the same source address, incrementing destination address, and highest channel priority.

Example: Chip\_DMA\_SetupChannelConfig(pDMA, SSP0\_RX\_DMA, (DMA\_CFG\_PERIPHREQEN | DMA\_CFG. \_TRIGBURST\_BURST | DMA\_CFG\_BURSTPOWER\_1 | DMA\_CFG\_SRCBURSTWRAP | DMA\_CFG\_CHPRI↔ ORITY(0)));

The following example show how to configure the channel for an external trigger from the imput mux with low edge polarity, a burst transfer size of 8, incrementing source and destination addresses, and lowest channel priority. Example: Chip\_DMA\_SetupChannelConfig(pDMA, DMA\_CH14, (DMA\_CFG\_HWTRIGEN | DMA\_CFG\_TRIGP← OL\_LOW | DMA\_CFG\_TRIGTYPE\_EDGE | DMA\_CFG\_TRIGBURST\_BURST | DMA\_CFG\_BURSTPOWER\_8 | DMA\_CFG\_CHPRIORITY(3)));

For non-peripheral DMA triggering (DMA\_CFG\_HWTRIGEN definition), use the DMA input mux functions to configure the DMA trigger source for a DMA channel.

Definition at line 563 of file dma\_5411x.h.

6.14.2.7 \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransfer ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch, uint32\_t cfg

Setup a DMA channel transfer configuration.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID
cfg	: An Or'ed value of DMA_XFERCFG_* values that define the channel's transfer configuration

#### Returns

Nothing

#### Note

This function sets up the transfer configuration for the DMA channel.

The following example show how to configure the channel's transfer for multiple transfer descriptors (ie, ping-pong), interrupt 'A' trigger on transfer descriptor completion, 128 byte size transfers, and source and destination address increment.

Example: Chip\_DMA\_SetupChannelTransfer(pDMA, SSP0\_RX\_DMA, (DMA\_XFERCFG\_CFGVALID | DMA\_XFERCFG\_RELOAD | DMA\_XFERCFG\_SETINTA | DMA\_XFERCFG\_WIDTH\_8 | DMA\_XFERCFG\_SRCINC\_1 | DMA\_XFERCFG\_DSTINC\_1 | DMA\_XFERCFG\_XFERCOUNT(128)));

Definition at line 596 of file dma\_5411x.h.

6.14.2.8 \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransferSize ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch, uint32\_t trans )

Update the transfer size in an existing DMA channel transfer configuration.

#### **Parameters**

pDM/	: The base of DMA controller on the chip
C	: DMA channel ID
tran	: Number of transfers to update the transfer configuration to (1 - 1023)

# Returns

Nothing

Definition at line 636 of file dma\_5411x.h.

6.14.2.9 \_\_STATIC\_INLINE bool Chip\_DMA\_SetupTranChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch, DMA\_CHDESC\_T \* desc\_)

Sets up a DMA channel with the passed DMA transfer descriptor.

# **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID
desc	: Pointer to DMA transfer descriptor

# Returns

false if the DMA channel was active, otherwise true

# Note

This function will set the DMA descriptor in the SRAM table to the the passed descriptor. This function is only meant to be used when the DMA channel is not active and can be used to setup the initial transfer for a linked list or ping-pong buffer or just a single transfer without a next descriptor.

If using this function to write the initial transfer descriptor in a linked list or ping-pong buffer configuration, it should contain a non-NULL 'next' field pointer.

Definition at line 691 of file dma\_5411x.h.

```
6.14.2.10 __STATIC_INLINE void Chip_DMA_SWTriggerChannel ( LPC_DMA_T * pDMA, DMA_CHID_T ch )
```

Performs a software trigger of the DMA channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 670 of file dma\_5411x.h.

# 6.14.3 Variable Documentation

6.14.3.1 DMA\_CHDESC\_T Chip\_DMA\_Table[MAX\_DMA\_CHANNEL]

# 6.15 CHIP: LPC5411X DMA Controller driver common channel functions (legacy)

# 6.15.1 Detailed Description

#### **Functions**

- \_\_STATIC\_INLINE void Chip\_DMA\_EnableChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch) Enables a single DMA channel.
- \_\_STATIC\_INLINE void Chip\_DMA\_DisableChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)
   Disables a single DMA channel.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetEnabledChannels (LPC\_DMA\_T \*pDMA)

  Returns all enabled DMA channels.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveChannels (LPC\_DMA\_T \*pDMA)
   Returns all active DMA channels.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetBusyChannels (LPC\_DMA\_T \*pDMA)
   Returns all busy DMA channels.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetErrorIntChannels (LPC\_DMA\_T \*pDMA)

  Returns pending error interrupt status for all DMA channels.
- \_\_STATIC\_INLINE void Chip\_DMA\_ClearErrorIntChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Clears a pending error interrupt status for a single DMA channel.
- \_\_STATIC\_INLINE void Chip\_DMA\_EnableIntChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Enables a single DMA channel's interrupt used in common DMA interrupt.
- \_\_STATIC\_INLINE void Chip\_DMA\_DisableIntChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Disables a single DMA channel's interrupt used in common DMA interrupt.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetEnableIntChannels (LPC\_DMA\_T \*pDMA)

  Returns all enabled interrupt channels.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveIntAChannels (LPC\_DMA\_T \*pDMA)

  Returns active A interrupt status for all channels.
- \_\_STATIC\_INLINE void Chip\_DMA\_ClearActiveIntAChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Clears active A interrupt status for a single channel.
- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveIntBChannels (LPC\_DMA\_T \*pDMA)

  Returns active B interrupt status for all channels.
- \_\_STATIC\_INLINE void Chip\_DMA\_ClearActiveIntBChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch) Clears active B interrupt status for a single channel.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetValidChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Sets the VALIDPENDING control bit for a single channel.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetTrigChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Sets the TRIG bit for a single channel.
- \_\_STATIC\_INLINE void Chip\_DMA\_AbortChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Aborts a DMA operation for a single channel.

# 6.15.2 Function Documentation

6.15.2.1 \_\_STATIC\_INLINE void Chip\_DMA\_AbortChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Aborts a DMA operation for a single channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

#### Note

To abort a channel, the channel should first be disabled. Then wait until the channel is no longer busy by checking the corresponding bit in BUSY. Finally, abort the channel operation. This prevents the channel from restarting an incomplete operation when it is enabled again.

Definition at line 509 of file dma\_5411x.h.

6.15.2.2 \_\_STATIC\_INLINE void Chip\_DMA\_ClearActiveIntAChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Clears active A interrupt status for a single channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 443 of file dma\_5411x.h.

6.15.2.3 \_\_STATIC\_INLINE void Chip\_DMA\_ClearActiveIntBChannel ( LPC DMA T \* pDMA, DMA CHID T ch )

Clears active B interrupt status for a single channel.

# **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 468 of file dma\_5411x.h.

6.15.2.4 \_\_STATIC\_INLINE void Chip\_DMA\_ClearErrorIntChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Clears a pending error interrupt status for a single DMA channel.

**Parameters** 

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

## Returns

Nothing

Definition at line 381 of file dma\_5411x.h.

6.15.2.5 \_\_STATIC\_INLINE void Chip\_DMA\_DisableChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Disables a single DMA channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

## Returns

Nothing

Definition at line 312 of file dma\_5411x.h.

6.15.2.6 \_\_STATIC\_INLINE void Chip\_DMA\_DisableIntChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Disables a single DMA channel's interrupt used in common DMA interrupt.

## **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 403 of file dma\_5411x.h.

6.15.2.7 \_\_STATIC\_INLINE void Chip\_DMA\_EnableChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Enables a single DMA channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

Definition at line 301 of file dma\_5411x.h.

6.15.2.8 \_\_STATIC\_INLINE void Chip\_DMA\_EnableIntChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Enables a single DMA channel's interrupt used in common DMA interrupt.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

## Returns

Nothing

Definition at line 392 of file dma\_5411x.h.

6.15.2.9 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveChannels ( LPC\_DMA\_T \* pDMA )

Returns all active DMA channels.

**Parameters** 

pDMA	: The base of DMA controller on the chip

#### Returns

An Or'ed value of all active DMA channels (0 - 15)

#### Note

A high values in bits 0...15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) is active. A low state is inactive. A active channel indicates that a DMA operation has been started but not yet fully completed.

Definition at line 340 of file dma\_5411x.h.

6.15.2.10 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveIntAChannels ( LPC\_DMA\_T \* pDMA )

Returns active A interrupt status for all channels.

**Parameters** 

pDMA : The base of DMA controller on the chip
---

# Returns

Nothing

# Note

A high values in bits 0...15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) has an active A interrupt for the channel. A low state indicates that the A interrupt is not active.

Definition at line 432 of file dma\_5411x.h.

6.15.2.11 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetActiveIntBChannels ( LPC\_DMA\_T \* pDMA )

Returns active B interrupt status for all channels.

#### **Parameters**

pDMA : The base of DMA controller on the chip

#### Returns

Nothing

#### Note

A high values in bits 0 .. 15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) has an active B interrupt for the channel. A low state indicates that the B interrupt is not active.

Definition at line 457 of file dma\_5411x.h.

6.15.2.12 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetBusyChannels ( LPC\_DMA\_T \* pDMA\_)

Returns all busy DMA channels.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
------	--

#### Returns

An Or'ed value of all busy DMA channels (0 - 15)

#### Note

A high values in bits 0 ... 15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) is busy. A low state is not busy. A DMA channel is considered busy when there is any operation related to that channel in the DMA controllers internal pipeline.

Definition at line 356 of file dma\_5411x.h.

6.15.2.13 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetEnabledChannels ( LPC\_DMA\_T \* pDMA )

Returns all enabled DMA channels.

# **Parameters**

pDMA	: The base of DMA controller on the chip
------	--

## Returns

An Or'ed value of all enabled DMA channels (0 - 15)

#### Note

A high values in bits 0...15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) is enabled. A low state is disabled.

Definition at line 325 of file dma\_5411x.h.

6.15.2.14 STATIC INLINE uint32 t Chip DMA GetEnableIntChannels ( LPC DMA T \* pDMA )

Returns all enabled interrupt channels.

#### **Parameters**

pDMA	TI I CDAAA I II II II	
nIIIIIA	: The base of DMA controller on the chip	
$\rho \nu i \nu i \Lambda$	1. THE DASE OF DIVIA CONTROLLE OF THE CHIE	

#### Returns

Nothing

#### Note

A high values in bits 0...15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) has an enabled interrupt for the channel. A low state indicates that the DMA channel will not contribute to the common DMA interrupt status.

Definition at line 418 of file dma\_5411x.h.

6.15.2.15 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetErrorIntChannels ( LPC\_DMA\_T \* pDMA )

Returns pending error interrupt status for all DMA channels.

#### **Parameters**

рDMA	: The base of DMA controller on the chip

#### Returns

An Or'ed value of all channels (0 - 15) error interrupt status

## Note

A high values in bits 0 .. 15 in the return values indicates that the channel for that bit (bit 0 = channel 0, bit 1 - channel 1, etc.) has a pending error interrupt. A low state indicates no error interrupt.

Definition at line 370 of file dma\_5411x.h.

6.15.2.16 \_\_STATIC\_INLINE void Chip\_DMA\_SetTrigChannel ( LPC\_DMA\_T \* pDMA, DMA\_CHID\_T ch )

Sets the TRIG bit for a single channel.

#### **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

#### Returns

Nothing

## Note

See the User Manual for more information for what this bit does.

Definition at line 493 of file dma\_5411x.h.

6.15.2.17 STATIC INLINE void Chip DMA SetValidChannel ( LPC DMA T \* pDMA, DMA CHID T ch )

Sets the VALIDPENDING control bit for a single channel.

## **Parameters**

pDMA	: The base of DMA controller on the chip
ch	: DMA channel ID

# Returns

Nothing

# Note

See the User Manual for more information for what this bit does.

Definition at line 481 of file dma\_5411x.h.

# 6.16 CHIP: LPC5411X DMA Controller driver common functions (legacy)

# 6.16.1 Detailed Description

#### **Functions**

```
• __STATIC_INLINE void Chip_DMA_Init (LPC_DMA_T *pDMA)
```

Initialize DMA controller.

\_\_STATIC\_INLINE void Chip\_DMA\_DeInit (LPC\_DMA\_T \*pDMA)

De-Initialize DMA controller.

• \_\_STATIC\_INLINE void Chip\_DMA\_Enable (LPC\_DMA\_T \*pDMA)

Enable DMA controller.

\_\_STATIC\_INLINE void Chip\_DMA\_Disable (LPC\_DMA\_T \*pDMA)

Disable DMA controller.

\_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetIntStatus (LPC\_DMA\_T \*pDMA)

Get pending interrupt or error interrupts.

STATIC INLINE void Chip DMA SetSRAMBase (LPC DMA T \*pDMA, uint32 t base)

Set DMA controller SRAM base address.

\_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetSRAMBase (LPC\_DMA\_T \*pDMA)

Returns DMA controller SRAM base address.

## 6.16.2 Function Documentation

6.16.2.1 \_\_STATIC\_INLINE void Chip\_DMA\_Delnit ( LPC\_DMA\_T \* pDMA )

De-Initialize DMA controller.

**Parameters** 

pDMA : The base of DMA controller on the chip

Returns

Nothing

Definition at line 221 of file dma\_5411x.h.

6.16.2.2 \_\_STATIC\_INLINE void Chip\_DMA\_Disable ( LPC\_DMA\_T \* pDMA )

Disable DMA controller.

**Parameters** 

pDMA : The base of DMA controller on the chip

Returns

Nothing

Definition at line 242 of file dma\_5411x.h.

6.16.2.3 \_\_STATIC\_INLINE void Chip\_DMA\_Enable ( LPC\_DMA\_T \* pDMA )

Enable DMA controller.

**Parameters** 

pDMA : The base of DMA controller on the chip

Returns

Nothing

Definition at line 232 of file dma\_5411x.h.

6.16.2.4 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetIntStatus ( LPC\_DMA\_T \* pDMA )

Get pending interrupt or error interrupts.

**Parameters** 

pDMA : The base of DMA controller on the chip

Returns

An Or'ed value of DMA\_INTSTAT\_\* types

Note

If any DMA channels have an active interrupt or error interrupt pending, this functional will a common status that applies to all channels.

Definition at line 255 of file dma\_5411x.h.

6.16.2.5 \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetSRAMBase ( LPC\_DMA\_T \* pDMA )

Returns DMA controller SRAM base address.

Parameters

pDMA : The base of DMA controller on the chip

Returns

The base address where the DMA descriptors are stored

Definition at line 282 of file dma\_5411x.h.

6.16.2.6 \_\_STATIC\_INLINE void Chip\_DMA\_Init ( LPC\_DMA\_T \* pDMA )

Initialize DMA controller.

**Parameters** 

pDMA : The base of DMA controller on the chip

Returns

Nothing

Definition at line 210 of file dma\_5411x.h.

6.16.2.7 \_\_STATIC\_INLINE void Chip\_DMA\_SetSRAMBase ( LPC DMA T \* pDMA, uint32\_t base )

Set DMA controller SRAM base address.

### **Parameters**

pDMA	: The base of DMA controller on the chip
base	: The base address where the DMA descriptors will be stored

## Returns

Nothing

## Note

A 256 byte block of memory aligned on a 256 byte boundary must be provided for this function. It sets the base address used for DMA descriptor table (16 descriptors total that use 16 bytes each).

A pre-defined table with correct alignment can be used for this function by calling Chip\_DMA\_SetSRAMBase( $LP \leftarrow C_DMA$ , DMA\_ADDR(Chip\_DMA\_Table));

Definition at line 272 of file dma\_5411x.h.

# 6.17 CHIP: LPC5411X DMA Engine driver (legacy)

# 6.17.1 Detailed Description

## **Data Structures**

• struct LPC\_DMA\_COMMON\_T

DMA Controller shared registers structure.

struct LPC DMA CHANNEL T

DMA Controller shared registers structure.

• struct LPC DMA T

DMA Controller register block structure.

#### **Modules**

- CHIP: LPC5411X DMA Controller driver channel specific functions (legacy)
- CHIP: LPC5411X DMA Controller driver common channel functions (legacy)
- CHIP: LPC5411X DMA Controller driver common functions (legacy)

## **Macros**

- #define MAX DMA CHANNEL (20)
- #define DMA INTSTAT ACTIVEINT 0x2
- #define DMA\_INTSTAT\_ACTIVEERRINT 0x4
- #define DMA\_ADDR(addr) ((uint32\_t) (addr))
- #define DMA\_CFG\_PERIPHREQEN (1 << 0)
- #define DMA\_CFG\_HWTRIGEN (1 << 1)</li>
- #define DMA CFG TRIGPOL LOW (0 << 4)
- #define DMA\_CFG\_TRIGPOL\_HIGH (1 << 4)</li>
- #define DMA\_CFG\_TRIGTYPE\_EDGE (0 << 5)
- #define DMA\_CFG\_TRIGTYPE\_LEVEL (1 << 5)
- #define DMA\_CFG\_TRIGBURST\_SNGL (0 << 6)
- #define DMA\_CFG\_TRIGBURST\_BURST (1 << 6)</li>
- #define DMA CFG BURSTPOWER 1 (0 << 8)
- #define DMA CFG BURSTPOWER 2 (1 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_4 (2 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_8 (3 << 8)
- #define DMA CFG BURSTPOWER 16 (4 << 8)
- #define DMA\_CFG\_BURSTPOWER\_32 (5 << 8)
- #define DMA CFG BURSTPOWER 64 (6 << 8)
- #define DMA\_CFG\_BURSTPOWER\_128 (7 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_256 (8 << 8)
- #define DMA\_CFG\_BURSTPOWER\_512 (9 << 8)
- #define DMA\_CFG\_BURSTPOWER\_1024 (10 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER(n)\_((n) << 8)</li>
- #define DMA\_CFG\_SRCBURSTWRAP (1 << 14)</li>
- #define DMA CFG DSTBURSTWRAP (1 << 15)</li>
- #define DMA\_CFG\_CHPRIORITY(p) ((p) << 16)</li>
- #define DMA\_CTLSTAT\_VALIDPENDING (1 << 0)
- #define DMA\_CTLSTAT\_TRIG (1 << 2)</li>
- #define DMA\_XFERCFG\_CFGVALID (1 << 0)
- #define DMA XFERCFG RELOAD (1 << 1)</li>
- #define DMA\_XFERCFG\_SWTRIG (1 << 2)

```
    #define DMA_XFERCFG_CLRTRIG (1 << 3)</li>
    #define DMA_XFERCFG_SETINTA (1 << 4)</li>
```

- #define DMA XFERCFG SETINTB (1 << 5)
- #define DMA\_XFERCFG\_WIDTH\_8 (0 << 8)
- #define DMA\_XFERCFG\_WIDTH\_16 (1 << 8)</li>
- #define DMA XFERCFG\_WIDTH\_32 (2 << 8)
- #define DMA\_XFERCFG\_SRCINC\_0 (0 << 12)</li>
- #define DMA XFERCFG SRCINC 1 (1 << 12)</li>
- #define DMA\_XFERCFG\_SRCINC\_2 (2 << 12)</li>
- #define DMA\_XFERCFG\_SRCINC\_4 (3 << 12)</li>
- #define DMA\_XFERCFG\_DSTINC\_0 (0 << 14)</li>
- #define DMA\_XFERCFG\_DSTINC\_1 (1 << 14)</li>
- #define DMA\_XFERCFG\_DSTINC\_2 (2 << 14)</li>
- #define DMA XFERCFG DSTINC 4 (3 << 14)
- #define DMA\_XFERCFG\_XFERCOUNT(n) ((n 1) << 16)</li>

#### **Enumerations**

```
    enum DMA_CHID_T {
        DMA_CH0, DMA_CH1, DMA_CH2, DMA_CH3,
        DMA_CH4, DMA_CH5, DMA_CH6, DMA_CH7,
        DMA_CH8, DMA_CH9, DMA_CH10, DMA_CH11,
        DMA_CH12, DMA_CH13, DMA_CH14, DMA_CH15,
        DMA_CH16, DMA_CH17, DMA_CH18, DMA_CH19,
        DMAREQ_FLEXCOMM0_RX = DMA_CH0, DMAREQ_FLEXCOMM0_TX, DMAREQ_FLEXCOMM1_R↔
        X, DMAREQ_FLEXCOMM1_TX,
        DMAREQ_FLEXCOMM2_RX, DMAREQ_FLEXCOMM2_TX, DMAREQ_FLEXCOMM3_RX, DMAREQ_F↔
        LEXCOMM3_TX,
        DMAREQ_FLEXCOMM4_RX, DMAREQ_FLEXCOMM4_TX, DMAREQ_FLEXCOMM5_RX, DMAREQ_F↔
        LEXCOMM5_TX,
        DMAREQ_FLEXCOMM6_RX, DMAREQ_FLEXCOMM6_TX, DMAREQ_FLEXCOMM7_RX, DMAREQ_F↔
        LEXCOMM7_TX,
        DMAREQ_DMIC0, DMAREQ_DMIC1, DMAREQ_SPIFI }
```

## 6.17.2 Macro Definition Documentation

```
6.17.2.1 #define DMA_ADDR( addr ) ((uint32_t) (addr))
```

Definition at line 149 of file dma\_5411x.h.

6.17.2.2 #define DMA\_CFG\_BURSTPOWER( n ) ((n) << 8)

Set DMA burst size to 2<sup>n</sup> transfers, max n=10

Definition at line 172 of file dma 5411x.h.

6.17.2.3 #define DMA\_CFG\_BURSTPOWER\_1 (0 << 8)

Set DMA burst size to 1 transfer

Definition at line 161 of file dma\_5411x.h.

6.17.2.4 #define DMA\_CFG\_BURSTPOWER\_1024 (10 << 8)

Set DMA burst size to 1024 transfers

Definition at line 171 of file dma\_5411x.h.

6.17.2.5 #define DMA\_CFG\_BURSTPOWER\_128 (7 << 8)

Set DMA burst size to 128 transfers

Definition at line 168 of file dma\_5411x.h.

6.17.2.6 #define DMA\_CFG\_BURSTPOWER\_16 (4 << 8)

Set DMA burst size to 16 transfers

Definition at line 165 of file dma\_5411x.h.

6.17.2.7 #define DMA\_CFG\_BURSTPOWER\_2 (1 << 8)

Set DMA burst size to 2 transfers

Definition at line 162 of file dma\_5411x.h.

6.17.2.8 #define DMA\_CFG\_BURSTPOWER\_256 (8 << 8)

Set DMA burst size to 256 transfers

Definition at line 169 of file dma\_5411x.h.

6.17.2.9 #define DMA\_CFG\_BURSTPOWER\_32 (5 << 8)

Set DMA burst size to 32 transfers

Definition at line 166 of file dma\_5411x.h.

6.17.2.10 #define DMA\_CFG\_BURSTPOWER\_4 (2 << 8)

Set DMA burst size to 4 transfers

Definition at line 163 of file dma\_5411x.h.

6.17.2.11 #define DMA\_CFG\_BURSTPOWER\_512 (9 << 8)

Set DMA burst size to 512 transfers

Definition at line 170 of file dma\_5411x.h.

6.17.2.12 #define DMA\_CFG\_BURSTPOWER\_64 (6 << 8)

Set DMA burst size to 64 transfers

Definition at line 167 of file dma\_5411x.h.

6.17.2.13 #define DMA\_CFG\_BURSTPOWER\_8 (3 << 8)

Set DMA burst size to 8 transfers

Definition at line 164 of file dma\_5411x.h.

6.17.2.14 #define DMA\_CFG\_CHPRIORITY( p ) ((p) << 16)

Sets DMA channel priority, min 0 (highest), max 3 (lowest)

Definition at line 175 of file dma\_5411x.h.

6.17.2.15 #define DMA\_CFG\_DSTBURSTWRAP (1 << 15)

Destination burst wrapping is enabled for this DMA channel

Definition at line 174 of file dma\_5411x.h.

6.17.2.16 #define DMA\_CFG\_HWTRIGEN (1 << 1)

Use hardware triggering via imput mux

Definition at line 154 of file dma\_5411x.h.

6.17.2.17 #define DMA\_CFG\_PERIPHREQEN (1 << 0)

**Enables Peripheral DMA requests** 

Definition at line 153 of file dma\_5411x.h.

6.17.2.18 #define DMA\_CFG\_SRCBURSTWRAP (1 << 14)

Source burst wrapping is enabled for this DMA channel

Definition at line 173 of file dma\_5411x.h.

6.17.2.19 #define DMA\_CFG\_TRIGBURST\_BURST (1 << 6)

Burst transfer (see UM)

Definition at line 160 of file dma\_5411x.h.

6.17.2.20 #define DMA\_CFG\_TRIGBURST\_SNGL (0 << 6)

Single transfer. Hardware trigger causes a single transfer

Definition at line 159 of file dma\_5411x.h.

6.17.2.21 #define DMA\_CFG\_TRIGPOL\_HIGH (1 << 4)

Hardware trigger is active high or rising edge

Definition at line 156 of file dma\_5411x.h.

6.17.2.22 #define DMA\_CFG\_TRIGPOL\_LOW (0 << 4)

Hardware trigger is active low or falling edge

Definition at line 155 of file dma\_5411x.h.

6.17.2.23 #define DMA\_CFG\_TRIGTYPE\_EDGE (0 << 5)

Hardware trigger is edge triggered

Definition at line 157 of file dma\_5411x.h.

6.17.2.24 #define DMA\_CFG\_TRIGTYPE\_LEVEL (1 << 5)

Hardware trigger is level triggered

Definition at line 158 of file dma\_5411x.h.

6.17.2.25 #define DMA\_CTLSTAT\_TRIG (1 << 2)

Trigger flag. Indicates that the trigger for this channel is currently set

Definition at line 179 of file dma\_5411x.h.

6.17.2.26 #define DMA\_CTLSTAT\_VALIDPENDING (1 << 0)

Valid pending flag for this channel

Definition at line 178 of file dma\_5411x.h.

6.17.2.27 #define DMA\_INTSTAT\_ACTIVEERRINT 0x4

Summarizes whether any error interrupts are pending

Definition at line 146 of file dma\_5411x.h.

6.17.2.28 #define DMA\_INTSTAT\_ACTIVEINT 0x2

Summarizes whether any enabled interrupts are pending

Definition at line 145 of file dma\_5411x.h.

6.17.2.29 #define DMA\_XFERCFG\_CFGVALID (1 << 0)

Configuration Valid flag

Definition at line 182 of file dma\_5411x.h.

6.17.2.30 #define DMA\_XFERCFG\_CLRTRIG (1 << 3)

Clear Trigger

Definition at line 185 of file dma\_5411x.h.

6.17.2.31 #define DMA\_XFERCFG\_DSTINC\_0 (0 << 14)

DMA destination address is not incremented after a transfer Definition at line 195 of file dma 5411x.h.

6.17.2.32 #define DMA\_XFERCFG\_DSTINC\_1 (1 << 14)

DMA destination address is incremented by 1 (width) after a transfer Definition at line 196 of file dma 5411x.h.

6.17.2.33 #define DMA\_XFERCFG\_DSTINC\_2 (2 << 14)

DMA destination address is incremented by 2 (width) after a transfer Definition at line 197 of file dma\_5411x.h.

6.17.2.34 #define DMA\_XFERCFG\_DSTINC\_4 (3 << 14)

DMA destination address is incremented by 4 (width) after a transfer Definition at line 198 of file dma\_5411x.h.

6.17.2.35 #define DMA\_XFERCFG\_RELOAD (1 << 1)

Indicates whether the channels control structure will be reloaded when the current descriptor is exhausted Definition at line 183 of file dma\_5411x.h.

6.17.2.36 #define DMA\_XFERCFG\_SETINTA (1 << 4)

Set Interrupt flag A for this channel to fire when descriptor is complete Definition at line 186 of file dma\_5411x.h.

6.17.2.37 #define DMA\_XFERCFG\_SETINTB (1 << 5)

Set Interrupt flag B for this channel to fire when descriptor is complete Definition at line 187 of file dma\_5411x.h.

6.17.2.38 #define DMA\_XFERCFG\_SRCINC\_0 (0 << 12)

DMA source address is not incremented after a transfer Definition at line 191 of file dma 5411x.h.

6.17.2.39 #define DMA\_XFERCFG\_SRCINC\_1 (1 << 12)

DMA source address is incremented by 1 (width) after a transfer Definition at line 192 of file dma\_5411x.h.

6.17.2.40 #define DMA\_XFERCFG\_SRCINC\_2 (2 << 12)

DMA source address is incremented by 2 (width) after a transfer Definition at line 193 of file dma 5411x.h.

6.17.2.41 #define DMA\_XFERCFG\_SRCINC\_4 (3 << 12)

DMA source address is incremented by 4 (width) after a transfer

Definition at line 194 of file dma 5411x.h.

6.17.2.42 #define DMA\_XFERCFG\_SWTRIG (1 << 2)

Software Trigger

Definition at line 184 of file dma\_5411x.h.

6.17.2.43 #define DMA\_XFERCFG\_WIDTH\_16 (1 << 8)

16-bit transfers are performed

Definition at line 189 of file dma\_5411x.h.

6.17.2.44 #define DMA\_XFERCFG\_WIDTH\_32 (2 << 8)

32-bit transfers are performed

Definition at line 190 of file dma\_5411x.h.

6.17.2.45 #define DMA\_XFERCFG\_WIDTH\_8 (0 << 8)

8-bit transfers are performed

Definition at line 188 of file dma\_5411x.h.

6.17.2.46 #define DMA\_XFERCFG\_XFERCOUNT( n ) ((n - 1) << 16)

DMA transfer count in 'transfers', between (0)1 and (1023)1024

Definition at line 199 of file dma\_5411x.h.

6.17.2.47 #define MAX\_DMA\_CHANNEL (20)

Definition at line 83 of file dma\_5411x.h.

6.17.3 Enumeration Type Documentation

6.17.3.1 enum DMA\_CHID\_T

Enumerator

DMA CHO

DMA\_CH1

DMA\_CH2

DMA\_CH3

DMA\_CH4

DMA\_CH5

DMA\_CH6

DMA\_CH7

DMA\_CH8

DMA\_CH9

DMA\_CH10

DMA\_CH11

DMA\_CH12

DMA\_CH13

DMA\_CH14

DMA\_CH15

DMA\_CH16

DMA\_CH17

DMA\_CH18

DMA\_CH19

DMAREQ\_FLEXCOMM0\_RX

DMAREQ\_FLEXCOMM0\_TX

DMAREQ\_FLEXCOMM1\_RX

DMAREQ\_FLEXCOMM1\_TX

DMAREQ\_FLEXCOMM2\_RX

 $DMAREQ\_FLEXCOMM2\_TX$ 

DMAREQ\_FLEXCOMM3\_RX

DMAREQ\_FLEXCOMM3\_TX

DMAREQ\_FLEXCOMM4\_RX

DMAREQ\_FLEXCOMM4\_TX

DMAREQ\_FLEXCOMM5\_RX

DMAREQ\_FLEXCOMM5\_TX

DMAREQ\_FLEXCOMM6\_RX

DMAREQ\_FLEXCOMM6\_TX

DMAREQ\_FLEXCOMM7\_RX

DMAREQ\_FLEXCOMM7\_TX

DMAREQ\_DMIC0

DMAREQ\_DMIC1

DMAREQ\_SPIFI

Definition at line 100 of file dma\_5411x.h.

# 6.18 CHIP: LPC5411X DMA Service driver

## 6.18.1 Detailed Description

#### **Data Structures**

- struct DMA\_PERIPHERAL\_CONTEXT\_T
- struct DMA DUAL DESCRIPTOR T

## **Typedefs**

typedef void(\* DMA\_CALLBACK\_T) (int32\_t)

## **Functions**

void Chip\_DMASERVICE\_Init (DMA\_CHDESC\_T \*base)

Initialize DMA service.

void Chip DMASERVICE Isr (void)

DMA service interrupt handler.

void Chip\_DMASERVICE\_RegisterCb (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, DMA\_CALL 
 BACK\_T pCallback)

Register callback function.

void Chip\_DMASERVICE\_SingleBuffer (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, uint32\_t p
 — Mem, uint32\_t length)

Use Single buffer mechanism.

void Chip\_DMASERVICE\_DoubleBuffer (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, uint32\_t p
 — Mem, uint32\_t length, DMA\_DUAL\_DESCRIPTOR\_T \*pD)

Use double buffer mechanism.

# **Variables**

- uint32\_t channel
- volatile uint32\_t \* register\_location
- uint32\_t width
- uint32\_t src\_increment
- uint32\_t dst\_increment
- bool write
- DMA\_CHDESC\_T descr [2]

## 6.18.2 Typedef Documentation

6.18.2.1 typedef void(\* DMA\_CALLBACK\_T) (int32\_t)

Definition at line 44 of file dma\_service\_5411x.h.

# 6.18.3 Function Documentation

6.18.3.1 void Chip\_DMASERVICE\_DoubleBuffer ( const DMA\_PERIPHERAL\_CONTEXT\_T \* pContext, uint32\_t pMem, uint32\_t length, DMA\_DUAL\_DESCRIPTOR\_T \* pD )

Use double buffer mechanism.

#### **Parameters**

pContext	: Pointer to peripheral channel context
pMem	: Pointer to data memory
length	: Transfer length in bytes
pD	: Pointer to dma dual descriptor

## Returns

Nothing

Definition at line 135 of file dma\_service\_5411x.c.

6.18.3.2 void Chip\_DMASERVICE\_Init ( DMA\_CHDESC\_T \* base )

Initialize DMA service.

**Parameters** 

base	: The base address where the DMA descriptors will be stored
------	---

## Returns

Nothing

Definition at line 37 of file dma\_service\_5411x.c.

6.18.3.3 void Chip\_DMASERVICE\_Isr ( void )

DMA service interrupt handler.

Parameters

None	

# Returns

Nothing Must be called from DMA\_IRQHandler

Definition at line 62 of file dma\_service\_5411x.c.

6.18.3.4 void Chip\_DMASERVICE\_RegisterCb ( const DMA\_PERIPHERAL\_CONTEXT\_T \* pContext, DMA\_CALLBACK\_T pCallback )

Register callback function.

# **Parameters**

pContext	: Pointer to peripheral channel context
pCallback	: Pointer to callback function

## Returns

Nothing

Definition at line 89 of file dma\_service\_5411x.c.

6.18.3.5 void Chip\_DMASERVICE\_SingleBuffer ( const DMA\_PERIPHERAL\_CONTEXT\_T \* pContext, uint32\_t pMem, uint32\_t length )

Use Single buffer mechanism.

#### **Parameters**

pContext	: Pointer to peripheral channel context
pMem	: Pointer to data memory
length	: Transfer length in bytes

## **Returns**

Nothing

Definition at line 99 of file dma\_service\_5411x.c.

6.18.4 Variable Documentation

6.18.4.1 uint32\_t channel

Definition at line 47 of file dma\_service\_5411x.h.

6.18.4.2 DMA\_CHDESC\_T descr[2]

Definition at line 56 of file dma\_service\_5411x.h.

6.18.4.3 uint32\_t dst\_increment

Definition at line 51 of file dma\_service\_5411x.h.

6.18.4.4 volatile uint32\_t\* register\_location

Definition at line 48 of file dma\_service\_5411x.h.

6.18.4.5 uint32\_t src\_increment

Definition at line 50 of file dma\_service\_5411x.h.

6.18.4.6 uint32\_t width

Definition at line 49 of file dma\_service\_5411x.h.

6.18.4.7 bool write

Definition at line 52 of file dma\_service\_5411x.h.

## 6.19 CHIP: LPC5411X DMIC driver

## 6.19.1 Detailed Description

## **Data Structures**

```
    struct LPC_DMIC_Channel_Type
    struct LPC_DMIC_T
    struct DMIC_STATISTICS_T
        DMIC statistics structure.

    struct DMIC_CHANNEL_CONFIG_T
```

## Macros

```
    #define DMIC FIFO ENABLE P 0

• #define DMIC_FIFO_RESETN_P 1

    #define DMIC_FIFO_INTREN_P 2

    #define DMIC_FIFO_DMAEN_P 3

• #define DMIC FIFO TLVL P 16

    #define DMIC_FIFO_ENABLE (1<<DMIC_FIFO_ENABLE_P)</li>

    #define DMIC_FIFO_RESETN (1<<DMIC_FIFO_RESETN_P)</li>

    #define DMIC_FIFO_INTREN (1<<DMIC_FIFO_INTREN_P)</li>

    #define DMIC_FIFO_DMAEN (1<<DMIC_FIFO_DMAEN_P)</li>

• #define DMIC FIFO INT P 0
• #define DMIC FIFO OVERRUN P 1
• #define DMIC FIFO UNDERRUN P 2

    #define DMIC_FIFO_INT (1<<DMIC_FIFO_INT_P)</li>

    #define DMIC_FIFO_OVERRUN (1<<DMIC_FIFO_OVERRUN_P)</li>

• #define DMIC_FIFO_UNDERRUN (1<<DMIC_FIFO_UNDERRUN_P)
• #define DMIC PHY FALL P 0

    #define DMIC_PHY_HALF_P 1

    #define DMIC_PHY_FALL (1<<DMIC_PHY_FALL_P)</li>

    #define DMIC_PHY_HALF (1<<DMIC_PHY_HALF_P)</li>

• #define DMIC DCPOLE P 0

    #define DMIC DCGAIN REDUCE P 4

    #define DMIC_SATURATE_AT16BIT_P 8
```

#### **Enumerations**

## **Functions**

void Chip\_DMIC\_Init (const CHIP\_SYSCON\_CLOCK\_T clock, const CHIP\_SYSCON\_PERIPH\_RESET\_T reset)

Initialize DMIC interface.

void Chip\_DMIC\_CfgIO (LPC\_DMIC\_T \*pDMIC, DMIC\_IO\_T cfg)

Configure DMIC io.

void Chip DMIC SetOpMode (LPC DMIC T\*pDMIC, OP MODE T mode)

Set DMIC operating mode.

void Chip\_DMIC\_CfgChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DMIC\_CHANNEL\_CONFIG\_←
 T \*channel cfg)

Configure DMIC channel.

• void Chip\_DMIC\_CfgChannelDc (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DC\_REMOVAL\_T dc\_cut\_level, uint32\_t post\_dc\_gain\_reduce, bool saturate16bit)

Configure DMIC channel DC removal setting.

void Chip\_DMIC\_Use2fs (LPC\_DMIC\_T \*pDMIC, bool use2fs)

Configure Clock scaling.

• void Chip DMIC EnableChannnel (LPC DMIC T \*pDMIC, uint32 t channelmask)

Configure Clock scaling.

 void Chip\_DMIC\_FifoChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, uint32\_t trig\_level, uint32\_t enable, uint32\_t resetn)

Configure fifo settings for DMIC channel.

- \_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetStatus (LPC\_DMIC\_T \*pDMIC, uint32\_t channel)
   Get FIFO status.
- \_\_STATIC\_INLINE void Chip\_DMIC\_FifoClearStatus (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, uint32\_
   t mask)

Clear FIFO status.

\_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetData (LPC\_DMIC\_T \*pDMIC, uint32\_t channel)
 Get FIFO data.

# Variables

- IO uint32 t OSR
- \_\_IO uint32\_t DIVHFCLK
- IO uint32 t PREAC2FSCOEF
- \_\_IO uint32\_t PREAC4FSCOEF
- \_\_IO uint32\_t GAINSHFT
- \_\_IO uint32\_t TDM96EN
- \_\_IO uint32\_t TDM19EN
- IO uint32 t reserved [25]
- IO uint32 t FIFO CTRL
- \_\_IO uint32\_t FIFO\_STATUS
- \_\_IO uint32\_t FIFO\_DATA
- \_\_IO uint32\_t PHY\_CTRL
- IO uint32 t DC CTRL
- \_\_IO uint32\_t reserved1 [27]
- \_\_IO LPC\_DMIC\_Channel\_Type CHANNEL [15]
- \_\_IO uint32\_t CHANEN
- \_\_IO uint32\_t reserved0 [2]
- IO uint32 t IOCFG
- \_IO uint32\_t USE2FS
- \_\_IO uint32\_t reserved [27]
- \_\_IO uint32\_t HWVADGAIN

- \_\_IO uint32\_t HWVADHPFS
- \_\_IO uint32\_t HWVADST10
- IO uint32 t HWVADRSTT
- \_\_IO uint32\_t HWVADTHGN
- \_\_IO uint32\_t HWVADTHGS
- \_\_IO uint32\_t HWVADLOWZ
- \_\_IO uint32\_t reserved1 [24]
- \_\_O uint32\_t ID
- · uint32 t fifo ints
- uint32\_t fifo\_overrun
- uint32\_t fifo\_underrun
- STEREO\_SIDE\_T side
- PDM\_DIV\_T divhfclk
- · uint32\_t osr
- int32\_t gainshft
- COMPENSATION\_T preac2coef
- COMPENSATION\_T preac4coef
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch0\_dma\_context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch0\_dma\_interleaved\_context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_interleaved\_context

## 6.19.2 Macro Definition Documentation

6.19.2.1 #define DMIC\_DCGAIN\_REDUCE\_P 4

Definition at line 137 of file dmic\_5411x.h.

6.19.2.2 #define DMIC\_DCPOLE\_P 0

Definition at line 136 of file dmic\_5411x.h.

6.19.2.3 #define DMIC\_FIFO\_DMAEN (1<< DMIC\_FIFO\_DMAEN\_P)

Definition at line 116 of file dmic\_5411x.h.

6.19.2.4 #define DMIC\_FIFO\_DMAEN\_P 3

Definition at line 109 of file dmic\_5411x.h.

6.19.2.5 #define DMIC\_FIFO\_ENABLE (1<<DMIC\_FIFO\_ENABLE\_P)

Definition at line 113 of file dmic\_5411x.h.

6.19.2.6 #define DMIC FIFO ENABLE P 0

Definition at line 106 of file dmic\_5411x.h.

6.19.2.7 #define DMIC\_FIFO\_INT (1<< DMIC\_FIFO\_INT\_P)

Definition at line 123 of file dmic\_5411x.h.

6.19.2.8 #define DMIC\_FIFO\_INT\_P 0

Definition at line 119 of file dmic\_5411x.h.

6.19.2.9 #define DMIC\_FIFO\_INTREN (1<< DMIC\_FIFO\_INTREN\_P)

Definition at line 115 of file dmic\_5411x.h.

6.19.2.10 #define DMIC\_FIFO\_INTREN\_P 2

Definition at line 108 of file dmic\_5411x.h.

6.19.2.11 #define DMIC\_FIFO\_OVERRUN (1<<DMIC\_FIFO\_OVERRUN\_P)

Definition at line 124 of file dmic\_5411x.h.

6.19.2.12 #define DMIC\_FIFO\_OVERRUN\_P 1

Definition at line 120 of file dmic\_5411x.h.

6.19.2.13 #define DMIC\_FIFO\_RESETN (1<< DMIC\_FIFO\_RESETN\_P)

Definition at line 114 of file dmic\_5411x.h.

6.19.2.14 #define DMIC\_FIFO\_RESETN\_P 1

Definition at line 107 of file dmic\_5411x.h.

6.19.2.15 #define DMIC\_FIFO\_TLVL\_P 16

Definition at line 111 of file dmic\_5411x.h.

6.19.2.16 #define DMIC\_FIFO\_UNDERRUN (1<<DMIC\_FIFO\_UNDERRUN\_P)

Definition at line 125 of file dmic\_5411x.h.

6.19.2.17 #define DMIC\_FIFO\_UNDERRUN\_P 2

Definition at line 121 of file dmic\_5411x.h.

6.19.2.18 #define DMIC\_PHY\_FALL (1<<DMIC\_PHY\_FALL\_P)

Definition at line 131 of file dmic\_5411x.h.

6.19.2.19 #define DMIC\_PHY\_FALL\_P 0

Definition at line 128 of file dmic\_5411x.h.

```
6.19.2.20 #define DMIC_PHY_HALF (1<< DMIC_PHY_HALF_P)
Definition at line 132 of file dmic_5411x.h.
6.19.2.21 #define DMIC_PHY_HALF_P 1
Definition at line 129 of file dmic_5411x.h.
6.19.2.22 #define DMIC_SATURATE_AT16BIT_P 8
Definition at line 138 of file dmic_5411x.h.
6.19.3 Enumeration Type Documentation
6.19.3.1 enum COMPENSATION_T
Enumerator
    DMIC_COMP0_0
    DMIC_COMP0_16
    DMIC_COMP0_15
    DMIC_COMP0_13
Definition at line 170 of file dmic_5411x.h.
6.19.3.2 enum DC_REMOVAL_T
Enumerator
    DMIC_DC_NOREMOVE
    DMIC_DC_CUT155
    DMIC_DC_CUT78
     DMIC_DC_CUT39
Definition at line 177 of file dmic 5411x.h.
6.19.3.3 enum DMIC_IO_T
Enumerator
    pdm_dual Two separate pairs of PDM wires
    pdm_stereo Stereo Mic
    pdm_bypass Clk Bypas clocks both channels
    pdm_bypass_clk0 Clk Bypas clocks only channel0
    pdm_bypass_clk1 Clk Bypas clocks only channel1
```

Definition at line 184 of file dmic\_5411x.h.

```
6.19.3.4 enum OP_MODE_T
Enumerator
    DMIC_OP_POLL
    DMIC_OP_INTR
    DMIC_OP_DMA
Definition at line 142 of file dmic_5411x.h.
6.19.3.5 enum PDM_DIV_T
Enumerator
    DMIC_PDM_DIV1
    DMIC_PDM_DIV2
    DMIC PDM DIV3
    DMIC_PDM_DIV4
    DMIC_PDM_DIV6
    DMIC_PDM_DIV8
    DMIC_PDM_DIV12
    DMIC_PDM_DIV16
    DMIC_PDM_DIV24
    DMIC_PDM_DIV32
    DMIC_PDM_DIV48
    DMIC_PDM_DIV64
    DMIC_PDM_DIV96
    DMIC_PDM_DIV128
Definition at line 153 of file dmic_5411x.h.
6.19.3.6 enum STEREO_SIDE_T
Enumerator
    DMIC LEFT
    DMIC_RIGHT
Definition at line 148 of file dmic_5411x.h.
6.19.4 Function Documentation
6.19.4.1 void Chip_DMIC_CfgChannel ( LPC_DMIC_T * pDMIC, uint32_t channel, DMIC_CHANNEL_CONFIG_T *
        channel_cfg )
Configure DMIC channel.
Parameters
```

pDMIC	: The base address of DMIC interface
channel	: DMIC channel
channel_cfg	: Channel configuration

#### Returns

Nothing

Definition at line 109 of file dmic\_5411x.c.

6.19.4.2 void Chip\_DMIC\_CfgChannelDc ( LPC\_DMIC\_T \* pDMIC, uint32\_t channel, DC\_REMOVAL\_T dc\_cut\_level, uint32\_t post\_dc\_gain\_reduce, bool saturate16bit )

Configure DMIC channel DC removal setting.

## **Parameters**

pDMIC	: The base address of DMIC interface
channel	: DMIC channel
dc_cut_level	: DC cut level
post_dc_gain_←	: Post DC cut gain adjustment
reduce	
saturate16bit	: Saturation setting

## Returns

Nothing

Definition at line 120 of file dmic\_5411x.c.

6.19.4.3 void Chip\_DMIC\_CfgIO ( LPC\_DMIC\_T \* pDMIC, DMIC\_IO\_T cfg )

Configure DMIC io.

## **Parameters**

pDMIC	: The base address of DMIC interface
cfg	: DMIC io configuration

### Returns

Nothing

Definition at line 86 of file dmic\_5411x.c.

6.19.4.4 void Chip\_DMIC\_EnableChannnel ( LPC\_DMIC\_T \* pDMIC, uint32\_t channelmask )

Configure Clock scaling.

## **Parameters**

pDMIC	: The base address of DMIC interface
channelmask	: Channel selection

## Returns

Nothing

Definition at line 132 of file dmic\_5411x.c.

6.19.4.5 void Chip\_DMIC\_FifoChannel ( LPC\_DMIC\_T \* pDMIC, uint32\_t channel, uint32\_t trig\_level, uint32\_t enable, uint32\_t resetn )

Configure fifo settings for DMIC channel.

#### **Parameters**

pDMIC	: The base address of DMIC interface
channel	: DMIC channel
trig_level	: FIFO trigger level
enable	: FIFO level
resetn	: FIFO reset

## Returns

Nothing

Definition at line 138 of file dmic\_5411x.c.

6.19.4.6 \_\_STATIC\_INLINE void Chip\_DMIC\_FifoClearStatus ( LPC\_DMIC\_T \* pDMIC, uint32\_t channel, uint32\_t mask )

Clear FIFO status.

#### **Parameters**

pDMIC	: The base address of DMIC interface
channel	: DMIC channel
mask	: Bits to be cleared

## Returns

FIFO status

Definition at line 290 of file dmic\_5411x.h.

6.19.4.7 \_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetData ( LPC\_DMIC\_T \* pDMIC, uint32\_t channel )

Get FIFO data.

# Parameters

pDMIC	: The base address of DMIC interface
channel	: DMIC channel

## Returns

FIFO data

Definition at line 301 of file dmic\_5411x.h.

6.19.4.8 \_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetStatus ( LPC\_DMIC\_T \* pDMIC, uint32\_t channel )

Get FIFO status.

# **Parameters**

pDMIC	: The base address of DMIC interface
channel	: DMIC channel

# Returns

FIFO status

Definition at line 278 of file dmic\_5411x.h.

6.19.4.9 void Chip\_DMIC\_Init ( const CHIP\_SYSCON\_CLOCK\_T clock, const CHIP\_SYSCON\_PERIPH\_RESET\_T reset )

Initialize DMIC interface.

#### **Parameters**

clock	: DMIC clock assignment
reset	: DMIC reset assignment

## Returns

Nothing

Definition at line 76 of file dmic\_5411x.c.

6.19.4.10 void Chip\_DMIC\_SetOpMode ( LPC\_DMIC\_T \* pDMIC, OP\_MODE\_T mode )

Set DMIC operating mode.

## **Parameters**

pDMIC	: The base address of DMIC interface
mode	: DMIC mode

## **Returns**

Nothing

Definition at line 92 of file dmic\_5411x.c.

6.19.4.11 void Chip\_DMIC\_Use2fs ( LPC\_DMIC\_T \* pDMIC, bool use2fs )

Configure Clock scaling.

#### **Parameters**

pDMIC	: The base address of DMIC interface
use2fs	: clock scaling

# Returns

Nothing

Definition at line 126 of file dmic\_5411x.c.

# 6.19.5 Variable Documentation

6.19.5.1 \_\_\_IO uint32\_t CHANEN

Definition at line 65 of file dmic\_5411x.h.

6.19.5.2 \_\_IO LPC\_DMIC\_Channel\_Type CHANNEL[15]

Definition at line 63 of file dmic\_5411x.h.

6.19.5.3 \_\_\_IO uint32\_t DC\_CTRL

Definition at line 57 of file dmic\_5411x.h.

6.19.5.4 \_\_IO uint32\_t DIVHFCLK

Definition at line 46 of file dmic\_5411x.h.

6.19.5.5 PDM\_DIV\_T divhfclk

Definition at line 194 of file dmic\_5411x.h.

6.19.5.6 DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch0\_dma\_context

Definition at line 35 of file dmic\_5411x.c.

6.19.5.7 DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch0\_dma\_interleaved\_context

Definition at line 56 of file dmic\_5411x.c.

6.19.5.8 DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_context

Definition at line 45 of file dmic\_5411x.c.

6.19.5.9 DMA PERIPHERAL CONTEXT\_T dmic\_ch1\_dma\_interleaved\_context

Definition at line 66 of file dmic 5411x.c.

6.19.5.10 \_\_\_IO uint32\_t FIFO\_CTRL

Definition at line 53 of file dmic\_5411x.h.

6.19.5.11 \_\_\_IO uint32\_t FIFO\_DATA

Definition at line 55 of file dmic 5411x.h.

6.19.5.12 uint32\_t fifo\_ints

count: FIFO interrupts

Definition at line 88 of file dmic\_5411x.h.

6.19.5.13 uint32\_t fifo\_overrun

count: FIFO over-run errors

Definition at line 89 of file dmic\_5411x.h.

6.19.5.14 \_\_IO uint32\_t FIFO\_STATUS

Definition at line 54 of file dmic\_5411x.h.

6.19.5.15 uint32\_t fifo\_underrun count: FIFO under-run errors Definition at line 90 of file dmic 5411x.h. 6.19.5.16 \_\_\_IO uint32\_t GAINSHFT Definition at line 49 of file dmic\_5411x.h. 6.19.5.17 int32\_t gainshft Definition at line 196 of file dmic 5411x.h. 6.19.5.18 \_\_IO uint32\_t HWVADGAIN Definition at line 71 of file dmic\_5411x.h. 6.19.5.19 \_\_IO uint32\_t HWVADHPFS Definition at line 72 of file dmic\_5411x.h. 6.19.5.20 IO uint32\_t HWVADLOWZ Definition at line 77 of file dmic\_5411x.h. 6.19.5.21 IO uint32\_t HWVADRSTT Definition at line 74 of file dmic\_5411x.h. 6.19.5.22 \_\_\_IO uint32\_t HWVADST10 Definition at line 73 of file dmic 5411x.h. 6.19.5.23 IO uint32\_t HWVADTHGN Definition at line 75 of file dmic\_5411x.h. 6.19.5.24 \_\_\_IO uint32\_t HWVADTHGS Definition at line 76 of file dmic\_5411x.h. 6.19.5.25 O uint32\_t ID Definition at line 79 of file dmic\_5411x.h. 6.19.5.26 **IO** uint32\_t IOCFG

Definition at line 67 of file dmic\_5411x.h.

6.19.5.27 \_\_\_IO uint32\_t OSR Definition at line 45 of file dmic\_5411x.h. 6.19.5.28 uint32\_t osr Definition at line 195 of file dmic\_5411x.h. 6.19.5.29 \_\_\_IO uint32\_t PHY\_CTRL Definition at line 56 of file dmic\_5411x.h. 6.19.5.30 COMPENSATION\_T preac2coef Definition at line 197 of file dmic\_5411x.h. 6.19.5.31 IO uint32\_t PREAC2FSCOEF Definition at line 47 of file dmic\_5411x.h. 6.19.5.32 COMPENSATION\_T preac4coef Definition at line 198 of file dmic\_5411x.h. 6.19.5.33 IO uint32\_t PREAC4FSCOEF Definition at line 48 of file dmic\_5411x.h. 6.19.5.34 \_\_\_IO uint32\_t reserved[25] Definition at line 52 of file dmic\_5411x.h. 6.19.5.35 \_\_\_IO uint32\_t reserved[27] Definition at line 69 of file dmic 5411x.h. 6.19.5.36 \_\_\_IO uint32\_t reserved0[2] Definition at line 66 of file dmic\_5411x.h. 6.19.5.37 \_\_\_IO uint32\_t reserved1[27] Definition at line 58 of file dmic 5411x.h. 6.19.5.38 \_\_IO uint32\_t reserved1[24]

Definition at line 78 of file dmic\_5411x.h.

6.19.5.39 STEREO\_SIDE\_T side

Definition at line 193 of file dmic\_5411x.h.

6.19.5.40 \_\_\_IO uint32\_t TDM19EN

Definition at line 51 of file dmic\_5411x.h.

6.19.5.41 \_\_\_IO uint32\_t TDM96EN

Definition at line 50 of file dmic\_5411x.h.

6.19.5.42 \_\_\_IO uint32\_t USE2FS

Definition at line 68 of file dmic\_5411x.h.

# 6.20 CHIP: LPC5411X Enhanced boot block support

# 6.20.1 Detailed Description

## **Data Structures**

struct PINTABLE\_T

LPC5411X Pin table structure used for enhanced boot block support.

## **Macros**

```
• #define IMAGE_ENH_MARKER_OFF 0x24
```

- #define IMAGE\_SINGLE\_ENH\_SIG 0xEDDC9494
- #define IMAGE\_DUAL\_ENH\_SIG 0x0FFEB6B6
- #define IMAGE\_BOOT\_BLOCK\_OFF 0x28
- #define IMAGE\_ENH\_BLOCK\_MARKER 0xFEEDA5A5
- #define SETPORTPIN(port, pin) (((port) & 0x7) << 5) | ((pin) & 0x1F)</li>

## **Enumerations**

```
enum IMAGE_T {
    IMG_NORMAL = 0, IMG_ISP_WAIT, IMG_NO_WAIT, IMG_NO_CRC,
    IMG_JUST_BOOT = 0xFF }
enum IFSEL_T {
    SL_AUTO = 0, SL_I2C0, SL_I2C1, SL_I2C2,
    SL_SPI0, SL_SPI1 }
```

# 6.20.2 Macro Definition Documentation

```
6.20.2.1 #define IMAGE_BOOT_BLOCK_OFF 0x28
```

Definition at line 54 of file pintable\_5411x.h.

6.20.2.2 #define IMAGE\_DUAL\_ENH\_SIG 0x0FFEB6B6

Definition at line 51 of file pintable\_5411x.h.

6.20.2.3 #define IMAGE\_ENH\_BLOCK\_MARKER 0xFEEDA5A5

Definition at line 57 of file pintable\_5411x.h.

6.20.2.4 #define IMAGE\_ENH\_MARKER\_OFF 0x24

Definition at line 45 of file pintable\_5411x.h.

6.20.2.5 #define IMAGE\_SINGLE\_ENH\_SIG 0xEDDC9494

Definition at line 48 of file pintable\_5411x.h.

6.20.2.6 #define SETPORTPIN( port, pin ) (((port) & 0x7) << 5) | ((pin) & 0x1F)

Definition at line 60 of file pintable\_5411x.h.

# 6.20.3 Enumeration Type Documentation

6.20.3.1 enum IFSEL\_T

Host interface sources (ifSel) for the pin table structure

### **Enumerator**

SL AUTO Auto-detect used for host interface

SL\_I2C0 I2C0 used for host interface

SL\_I2C1 | I2C1 used for host interface

SL\_I2C2 I2C2 used for host interface

SL\_SPI0 SPI0 used for host interface

SL\_SPI1 SPI1 used for host interface

Definition at line 72 of file pintable\_5411x.h.

6.20.3.2 enum IMAGE\_T

Image type (img\_type) for the pin table structure

## Enumerator

IMG\_NORMAL Normal image check, assert dynamic ISP to halt boot

IMG\_ISP\_WAIT Wait for host system to send SH\_CMD\_BOOT command

IMG\_NO\_WAIT Boot image without checking dynamic ISP, CRC is still done

IMG\_NO\_CRC No CRC check made. Used during development. Dynamic ISP still works

IMG\_JUST\_BOOT Disables XOR and CRC checks, will always boot

Definition at line 63 of file pintable\_5411x.h.

## 6.21 CHIP: LPC5411X GPIO driver

# 6.21.1 Detailed Description

#### **Data Structures**

• struct LPC\_GPIO\_T

GPIO port register block structure.

### **Functions**

\_\_STATIC\_INLINE void Chip\_GPIO\_Init (LPC\_GPIO\_T \*pGPIO)
 Initialize GPIO block.

• \_\_STATIC\_INLINE void Chip\_GPIO\_Delnit (LPC\_GPIO\_T \*pGPIO)

De-Initialize GPIO block.

• \_\_STATIC\_INLINE void Chip\_GPIO\_WritePortBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin, bool setting)

Set a GPIO port/pin state.

 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinState (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin, bool setting)

Set a GPIO pin state via the GPIO byte register.

- \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadPortBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin)

  Read a GPIO pin state via the GPIO byte register.
- \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinState (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin)

  Get a GPIO pin state via the GPIO byte register.
- \_\_STATIC\_INLINE void Chip\_GPIO\_WriteDirBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin, bool setting)

Set GPIO direction for a single GPIO pin.

- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIROutput (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set GPIO direction for a single GPIO pin to an output.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIRInput (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set GPIO direction for a single GPIO pin to an input.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin, bool output) Set GPIO direction for a single GPIO pin.
- \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadDirBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t bit)
   Read a GPIO direction (out or in)
- \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Get GPIO direction for a single GPIO pin.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetDir (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue, uint8\_t out)

Set Direction for a GPIO port.

Set GPIO direction for a all selected GPIO pins to an output.

Set GPIO direction for a all selected GPIO pins to an input.

• \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pinMask, bool outSet)

Set GPIO direction for a all selected GPIO pins to an input or output.

\_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port)

Get GPIO direction for a all GPIO pins.

- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortMask (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t mask)
   Set GPIO port mask value for GPIO masked read and write.
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortMask (LPC\_GPIO\_T \*pGPIO, uint8\_t port)

  Get GPIO port mask value used for GPIO masked read and write.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t value)

  Set all GPIO raw pin states (regardless of masking)
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port)
   Get all GPIO raw pin states (regardless of masking)
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetMaskedPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_← t value)

Set all GPIO pin states, but mask via the MASKP0 register.

- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetMaskedPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port)
   Get all GPIO pin statesm but mask via the MASKP0 register.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue)

  Set a GPIO port/bit to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutHigh (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins)

  Set selected GPIO output pins to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutHigh (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin)

  Set an individual GPIO output pin to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_ClearValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue)

  Set a GPIO port/bit to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutLow (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins)

  Set selected GPIO output pins to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutLow (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set an individual GPIO output pin to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortToggle (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins)

  Toggle selected GPIO output pins to the opposite state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinToggle (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Toggle an individual GPIO output pin to the opposite state.
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_ReadValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum)
   Read current bit states for the selected port.

# 6.21.2 Function Documentation

6.21.2.1 \_\_STATIC\_INLINE void Chip\_GPIO\_ClearValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t portNum, uint32\_t bitValue )

Set a GPIO port/bit to the low state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
portNum	: port number (support port 0 only)
bitValue	: bit(s) in the port to set low

# Returns

None

## Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output. It is recommended to use the <a href="https://creativecommended-noise.com/">Chip\_GPIO\_SetPortOutLow()</a> function instead.

Definition at line 432 of file gpio\_5411x.h.

6.21.2.2 \_\_STATIC\_INLINE void Chip\_GPIO\_Delnit ( LPC\_GPIO\_T \* pGPIO )

De-Initialize GPIO block.

-CDIO	The base of CDIO nevir beyon on the object (not used)
DGPIO	: The base of GPIO peripheral on the chip (not used)

### Returns

# Nothing

Definition at line 79 of file gpio\_5411x.h.

6.21.2.3 \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetMaskedPortValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t port )

Get all GPIO pin statesm but mask via the MASKP0 register.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)

## Returns

Current (masked) state of all GPIO pins

Definition at line 374 of file gpio\_5411x.h.

6.21.2.4 \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinDIR ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin )

Get GPIO direction for a single GPIO pin.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to read (supports port 0 only)
pin	: GPIO pin to get direction for

# Returns

true if the GPIO is an output, false if input

Definition at line 222 of file gpio\_5411x.h.

6.21.2.5 \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinState ( LPC GPIO T \* pGPIO, uint8\_t port, uint8\_t pin )

Get a GPIO pin state via the GPIO byte register.

## **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to read
pin	: GPIO pin to get state for

## Returns

true if the GPIO is high, false if low

# Note

This function replaces Chip\_GPIO\_ReadPortBit()

Definition at line 134 of file gpio\_5411x.h.

 $\textbf{6.21.2.6} \quad \_\texttt{STATIC\_INLINE} \ \, \texttt{uint32\_t} \ \, \texttt{Chip\_GPIO\_GetPortDIR} \left( \ \, \texttt{LPC\_GPIO\_T} * \textit{pGPIO}, \ \, \texttt{uint8\_t} \ \, \textit{port} \ \, \right)$ 

Get GPIO direction for a all GPIO pins.

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number

## Returns

a bitfield containing the input and output states for each pin

## Note

For pins 0...n, a high state in a bit corresponds to an output state for the same pin, while a low state corresponds to an input state.

Definition at line 303 of file gpio 5411x.h.

6.21.2.7 \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortMask ( LPC\_GPIO\_T \* pGPIO, uint8\_t port )

Get GPIO port mask value used for GPIO masked read and write.

## **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)

### Returns

Returns value set with the Chip\_GPIO\_SetPortMask() function.

Definition at line 328 of file gpio\_5411x.h.

6.21.2.8 \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t port )

Get all GPIO raw pin states (regardless of masking)

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)

### Returns

Current (raw) state of all GPIO pins

Definition at line 351 of file gpio\_5411x.h.

6.21.2.9 \_\_STATIC\_INLINE void Chip\_GPIO\_Init ( LPC\_GPIO\_T \* pGPIO )

Initialize GPIO block.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip (not used)

# Returns

Nothing

Note

pGPIO parameter is ignored and all available GPIOs will be turned on by default.

Definition at line 66 of file gpio\_5411x.h.

6.21.2.10 \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadDirBit ( LPC\_GPIO\_T \* pGPIO, uint32\_t port, uint8\_t bit )

Read a GPIO direction (out or in)

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to read
bit	: GPIO bit direction to read

### Returns

true if the GPIO is an output, false if input

Note

It is recommended to use the Chip\_GPIO\_GetPinDIR() function instead.

Definition at line 210 of file gpio\_5411x.h.

6.21.2.11 \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadPortBit ( LPC GPIO T \* pGPIO, uint32\_t port, uint8\_t pin )

Read a GPIO pin state via the GPIO byte register.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to read
pin	: GPIO pin to read

# Returns

true if the GPIO pin is high, false if low

Note

It is recommended to use the Chip\_GPIO\_GetPinState() function instead.

Definition at line 121 of file gpio\_5411x.h.

6.21.2.12 \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_ReadValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t portNum )

Read current bit states for the selected port.

# **Parameters**

pGPIO	: The base of GPIO peripheral on the chip

ſ		
- 1	portNum	: port number to read (supports port 0 only)
- 1	DOLLANI	DOLL HUMBEL TO TEAU ISDOODIS DOLL O DIIV)
- 1	portrain	. port nambor to road (capporto port o orny)

## Returns

Current value of GPIO port

#### Note

The current states of the bits for the port are read, regardless of whether the GPIO port bits are input or output. It is recommended to use the Chip GPIO GetPortValue() function instead.

Definition at line 502 of file gpio\_5411x.h.

6.21.2.13 \_\_STATIC\_INLINE void Chip\_GPIO\_SetDir ( LPC\_GPIO\_T \* pGPIO, uint8\_t portNum, uint32\_t bitValue, uint8\_t out )

Set Direction for a GPIO port.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
portNum	: port Number
bitValue	: GPIO bit to set
out	: Direction value, 0 = input, !0 = output

### Returns

None

# Note

Bits set to '0' are not altered. It is recommended to use the Chip\_GPIO\_SetPortDIR() function instead.

Definition at line 237 of file gpio\_5411x.h.

6.21.2.14 \_\_STATIC\_INLINE void Chip\_GPIO\_SetMaskedPortValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t value )

Set all GPIO pin states, but mask via the MASKP0 register.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
value	: Value to set all GPIO pin states (0n) to

# Returns

# Nothing

Definition at line 363 of file gpio\_5411x.h.

6.21.2.15 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIR ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin, bool output )

Set GPIO direction for a single GPIO pin.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set direction for
output	: true for output, false for input

# Returns

# Nothing

Definition at line 192 of file gpio\_5411x.h.

6.21.2.16 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIRInput ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin )

Set GPIO direction for a single GPIO pin to an input.

## **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set direction on as input

# Returns

## Nothing

Definition at line 179 of file gpio\_5411x.h.

6.21.2.17 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIROutput ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin )

Set GPIO direction for a single GPIO pin to an output.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set direction on as output

# Returns

## Nothing

Definition at line 167 of file gpio\_5411x.h.

6.21.2.18 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutHigh ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin )

Set an individual GPIO output pin to the high state.

# **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pin	: pin number (0n) to set high

### Returns

None

Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 417 of file gpio\_5411x.h.

6.21.2.19 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutLow ( LPC GPIO T \* pGPIO, uint8\_t port, uint8\_t pin )

Set an individual GPIO output pin to the low state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pin	: pin number (0n) to set low

# Returns

None

## Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 460 of file gpio\_5411x.h.

6.21.2.20 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinState ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin, bool setting )

Set a GPIO pin state via the GPIO byte register.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set
setting	: true for high, false for low

# Returns

Nothing

### Note

This function replaces Chip\_GPIO\_WritePortBit()

Definition at line 108 of file gpio\_5411x.h.

6.21.2.21 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinToggle ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint8\_t pin )

Toggle an individual GPIO output pin to the opposite state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pin	: pin number (0n) to toggle

### Returns

None

#### Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 488 of file gpio\_5411x.h.

6.21.2.22 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIR ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pinMask, bool outSet )

Set GPIO direction for a all selected GPIO pins to an input or output.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number
pinMask	: GPIO pin mask to set direction on (bits 0b for pins 0n)
outSet	: Direction value, false = set as inputs, true = set as outputs

### Returns

Nothing

### Note

Sets multiple GPIO pins to the input direction, each bit's position that is high sets the corresponding pin number for that bit to an input.

Definition at line 285 of file gpio\_5411x.h.

6.21.2.23 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIRInput ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pinMask )

Set GPIO direction for a all selected GPIO pins to an input.

# Parameters

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number
pinMask	: GPIO pin mask to set direction on as input (bits 0b for pins 0n)

## **Returns**

Nothing

### Note

Sets multiple GPIO pins to the input direction, each bit's position that is high sets the corresponding pin number for that bit to an input.

Definition at line 270 of file gpio\_5411x.h.

6.21.2.24 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIROutput ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pinMask )

Set GPIO direction for a all selected GPIO pins to an output.

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number
pinMask	: GPIO pin mask to set direction on as output (bits 0b for pins 0n)

## Returns

Nothing

## Note

Sets multiple GPIO pins to the output direction, each bit's position that is high sets the corresponding pin number for that bit to an output.

Definition at line 256 of file gpio\_5411x.h.

6.21.2.25 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortMask ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t mask )

Set GPIO port mask value for GPIO masked read and write.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
mask	: Mask value for read and write

# Returns

Nothing

# Note

Controls which bits corresponding to PIO0\_n are active in the P0MPORT register (bit  $0 = PIO0_0$ , bit  $1 = PIO0_1$ , ..., bit  $17 = PIO0_1$ 7).

Definition at line 317 of file gpio\_5411x.h.

6.21.2.26 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutHigh ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pins )

Set selected GPIO output pins to the high state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pins	: pins (0n) to set high

# Returns

None

### Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 403 of file gpio\_5411x.h.

6.21.2.27 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutLow ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pins )

Set selected GPIO output pins to the low state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pins	: pins (0n) to set low

## **Returns**

None

## Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 446 of file gpio\_5411x.h.

6.21.2.28 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortToggle ( LPC GPIO\_T \* pGPIO, uint8\_t port, uint32\_t pins )

Toggle selected GPIO output pins to the opposite state.

## **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
pins	: pins (0n) to toggle

### Returns

None

# Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output.

Definition at line 474 of file gpio\_5411x.h.

6.21.2.29 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t port, uint32\_t value )

Set all GPIO raw pin states (regardless of masking)

## **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: port Number (supports port 0 only)
value	: Value to set all GPIO pin states (0n) to

# Returns

Nothing

Definition at line 340 of file gpio\_5411x.h.

6.21.2.30 \_\_STATIC\_INLINE void Chip\_GPIO\_SetValue ( LPC\_GPIO\_T \* pGPIO, uint8\_t portNum, uint32\_t bitValue )

Set a GPIO port/bit to the high state.

pGPIO	: The base of GPIO peripheral on the chip
portNum	: port number (supports port 0 only)
bitValue	: bit(s) in the port to set high

## Returns

None

#### Note

Any bit set as a '0' will not have it's state changed. This only applies to ports configured as an output. It is recommended to use the Chip\_GPIO\_SetPortOutHigh() function instead.

Definition at line 389 of file gpio\_5411x.h.

6.21.2.31 \_\_STATIC\_INLINE void Chip\_GPIO\_WriteDirBit ( LPC\_GPIO\_T \* pGPIO, uint32\_t port, uint8\_t pin, bool setting )

Set GPIO direction for a single GPIO pin.

#### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set
setting	: true for output, false for input

## Returns

Nothing

# Note

It is recommended to use the Chip\_GPIO\_SetPinDIROutput(), Chip\_GPIO\_SetPinDIRInput() or Chip\_GPI ← O\_SetPinDIR() functions instead of this function.

Definition at line 150 of file gpio\_5411x.h.

6.21.2.32 \_\_STATIC\_INLINE void Chip\_GPIO\_WritePortBit ( LPC\_GPIO\_T \* pGPIO, uint32\_t port, uint8\_t pin, bool setting )

Set a GPIO port/pin state.

### **Parameters**

pGPIO	: The base of GPIO peripheral on the chip
port	: GPIO port to set
pin	: GPIO pin to set
setting	: true for high, false for low

# Returns

Nothing

# Note

It is recommended to use the Chip\_GPIO\_SetPinState() function instead.

Definition at line 94 of file gpio\_5411x.h.

# 6.22 CHIP: LPC5411X GPIO group driver

# 6.22.1 Detailed Description

### **Data Structures**

• struct LPC\_GPIOGROUPINT\_T

GPIO grouped interrupt register block structure.

### **Macros**

- #define GPIOGR INT (1 << 0)</li>
- #define GPIOGR\_COMB (1 << 1)
- #define GPIOGR\_TRIG (1 << 2)</li>

### **Functions**

- \_\_STATIC\_INLINE void Chip\_GPIOGP\_Init (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT)
   Initialize GPIO group interrupt block.
- \_\_STATIC\_INLINE void Chip\_GPIOGP\_DeInit (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT)

  De-Initialize GPIO group interrupt block.
- \_\_STATIC\_INLINE void Chip\_GPIOGP\_ClearIntStatus (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_←
  t group)

Clear interrupt pending status for the selected group.

• \_\_STATIC\_INLINE bool Chip\_GPIOGP\_GetIntStatus (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_← t group)

Returns current GPIO group inetrrupt pending status.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectOrMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_← t group)

Selected GPIO group functionality for trigger on any pin in group (OR mode)

\_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectAndMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8←
 \_t group)

Selected GPIO group functionality for trigger on all matching pins in group (AND mode)

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectEdgeMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8 t group)

Selected GPIO group functionality edge trigger mode.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLevelMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8\_t group)

Selected GPIO group functionality level trigger mode.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLowLevel (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Set selected pins for the group and port to low level trigger.

\_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectHighLevel (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8
 — t group, uint8\_t port, uint32\_t pinMask)

Set selected pins for the group and port to high level trigger.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_DisableGroupPins (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Disabled selected pins for the group interrupt.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_EnableGroupPins (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN← T, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Enable selected pins for the group interrupt.

# 6.22.2 Macro Definition Documentation

6.22.2.1 #define GPIOGR\_COMB (1 << 1)

GPIO interrupt OR(0)/AND(1) mode bit

Definition at line 59 of file gpiogroup\_5411x.h.

6.22.2.2 #define GPIOGR\_INT (1 << 0)

LPC5411x GPIO group bit definitionsGPIO interrupt pending/clear bit

Definition at line 58 of file gpiogroup\_5411x.h.

6.22.2.3 #define GPIOGR\_TRIG (1 << 2)

GPIO interrupt edge(0)/level(1) mode bit

Definition at line 60 of file gpiogroup\_5411x.h.

# 6.22.3 Function Documentation

6.22.3.1 \_\_STATIC\_INLINE void Chip\_GPIOGP\_ClearIntStatus ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Clear interrupt pending status for the selected group.

**Parameters** 

pGI	PIOGPINT	: Pointer to GPIO group register block
	group	: GPIO group number

# Returns

None

Definition at line 89 of file gpiogroup\_5411x.h.

6.22.3.2 \_\_STATIC\_INLINE void Chip\_GPIOGP\_DeInit ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT )

De-Initialize GPIO group interrupt block.

**Parameters** 

pGPIOGPINT	: The base of GPIO group peripheral on the chip

# Returns

Nothing

Definition at line 78 of file gpiogroup\_5411x.h.

6.22.3.3 \_\_STATIC\_INLINE void Chip\_GPIOGP\_DisableGroupPins ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask )

Disabled selected pins for the group interrupt.

### **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number
port	: GPIO port number
pinMask	: Or'ed value of pins to disable interrupt for (bit 0 = pin 0, 1 = pin1, etc.)

### Returns

None

## Note

Disabled pins do not contribute to the group interrupt.

Definition at line 190 of file gpiogroup 5411x.h.

6.22.3.4 \_\_STATIC\_INLINE void Chip\_GPIOGP\_EnableGroupPins ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask )

Enable selected pins for the group interrupt.

## **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number
port	: GPIO port number
pinMask	: Or'ed value of pins to enable interrupt for (bit 0 = pin 0, 1 = pin1, etc.)

## Returns

None

# Note

Enabled pins contribute to the group interrupt.

Definition at line 207 of file gpiogroup\_5411x.h.

6.22.3.5 \_\_STATIC\_INLINE bool Chip\_GPIOGP\_GetIntStatus ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Returns current GPIO group inetrrupt pending status.

# **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number

# Returns

true if the group interrupt is pending, otherwise false.

Definition at line 100 of file gpiogroup\_5411x.h.

6.22.3.6 \_\_STATIC\_INLINE void Chip\_GPIOGP\_Init ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT )

Initialize GPIO group interrupt block.

pGPIOGPINT	: The base of GPIO group peripheral on the chip
------------	---

## Returns

Nothing

Definition at line 67 of file gpiogroup\_5411x.h.

6.22.3.7 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectAndMode ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Selected GPIO group functionality for trigger on all matching pins in group (AND mode)

### **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number

## Returns

None

Definition at line 122 of file gpiogroup\_5411x.h.

6.22.3.8 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectEdgeMode ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Selected GPIO group functionality edge trigger mode.

### **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number

# Returns

None

Definition at line 133 of file gpiogroup\_5411x.h.

6.22.3.9 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectHighLevel ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask )

Set selected pins for the group and port to high level trigger.

# **Parameters**

	pGPIOGPINT	: Pointer to GPIO group register block
	group	: GPIO group number
ĺ	port	: GPIO port number
ĺ	pinMask	: Or'ed value of pins to select for high level (bit 0 = pin 0, 1 = pin1, etc.)

### Returns

None

Definition at line 173 of file gpiogroup\_5411x.h.

6.22.3.10 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLevelMode ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Selected GPIO group functionality level trigger mode.

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number

# Returns

None

Definition at line 144 of file gpiogroup\_5411x.h.

6.22.3.11 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLowLevel ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask )

Set selected pins for the group and port to low level trigger.

## **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number
port	: GPIO port number
pinMask	: Or'ed value of pins to select for low level (bit 0 = pin 0, 1 = pin1, etc.)

## Returns

None

Definition at line 157 of file gpiogroup\_5411x.h.

6.22.3.12 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectOrMode ( LPC\_GPIOGROUPINT\_T \* pGPIOGPINT, uint8\_t group )

Selected GPIO group functionality for trigger on any pin in group (OR mode)

# **Parameters**

pGPIOGPINT	: Pointer to GPIO group register block
group	: GPIO group number

# Returns

None

Definition at line 111 of file gpiogroup\_5411x.h.

# 6.23 CHIP: LPC5411X I2C master-only driver

# 6.23.1 Detailed Description

This driver only works in master mode. To describe the I2C transactions following symbols are used in driver documentation.

# Key to symbols

S (1 bit): Start bit P (1 bit): Stop bit Rd/Wr (1 bit): Read/Write bit. Rd equals 1, Wr equals 0. A, NA (1 bit): Acknowledge and Not-Acknowledge bit. Addr (7 bits): I2C 7 bit address. Note that this can be expanded as usual to get a 10 bit I2C address. Data (8 bits): A plain data byte. Sometimes, I write DataLow, DataHigh for 16 bit data. [..]: Data sent by I2C device, as opposed to data sent by the host adapter.

## **Data Structures**

struct I2CM\_XFER\_T

Master transfer data structure definitions.

### **Macros**

- #define I2CM STATUS OK 0x00
- #define I2CM\_STATUS\_ERROR 0x01
- #define I2CM STATUS NAK ADR 0x02
- #define I2CM\_STATUS\_BUS\_ERROR 0x03
- #define I2CM\_STATUS\_NAK\_DAT 0x04
- #define I2CM\_STATUS\_ARBLOST 0x05
- #define I2CM\_STATUS\_BUSY 0xFF

### **Functions**

```
    static INLINE void Chip_I2CM_SetDutyCycle (LPC_I2C_T *pI2C, uint16_t scIH, uint16_t scIL)
```

Sets HIGH and LOW duty cycle registers.

• void Chip\_I2CM\_SetBusSpeed (LPC\_I2C\_T \*pI2C, uint32\_t busSpeed)

Set up bus speed for LPC\_I2C controller.

static INLINE void Chip\_I2CM\_Enable (LPC\_I2C\_T \*pI2C)

Enable I2C Master interface.

static INLINE void Chip\_I2CM\_Disable (LPC\_I2C\_T \*pI2C)

Disable I2C Master interface.

static INLINE uint32\_t Chip\_I2CM\_GetStatus (LPC\_I2C\_T \*pI2C)

Get I2C Status.

• static INLINE void Chip\_I2CM\_ClearStatus (LPC\_I2C\_T \*pI2C, uint32\_t clrStatus)

Clear I2C status bits (master)

static INLINE bool Chip\_I2CM\_IsMasterPending (LPC\_I2C\_T \*pI2C)

Check if I2C Master is pending.

static INLINE uint32\_t Chip\_I2CM\_GetMasterState (LPC\_I2C\_T \*pI2C)

Get current state of the I2C Master.

static INLINE void Chip\_I2CM\_SendStart (LPC\_I2C\_T \*pI2C)

Transmit START or Repeat-START signal on I2C bus.

static INLINE void Chip\_I2CM\_SendStop (LPC\_I2C\_T \*pI2C)

Transmit STOP signal on I2C bus.

• static INLINE void Chip\_I2CM\_MasterContinue (LPC\_I2C\_T \*pI2C)

Master Continue transfer operation.

• static INLINE void Chip\_I2CM\_WriteByte (LPC\_I2C\_T \*pI2C, uint8\_t data)

Transmit a single data byte through the I2C peripheral (master)

static INLINE uint8\_t Chip\_I2CM\_ReadByte (LPC\_I2C\_T \*pI2C)

Read a single byte data from the I2C peripheral (master)

uint32\_t Chip\_I2CM\_XferHandler (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transfer state change handler.

void Chip I2CM Xfer (LPC I2C T\*pI2C, I2CM XFER T\*xfer)

Transmit and Receive data in master mode.

uint32\_t Chip\_I2CM\_XferBlocking (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transmit and Receive data in master mode.

# 6.23.2 Macro Definition Documentation

6.23.2.1 #define I2CM\_STATUS\_ARBLOST 0x05

Arbitration lost.

Definition at line 68 of file i2cm\_5411x.h.

6.23.2.2 #define I2CM\_STATUS\_BUS\_ERROR 0x03

I2C bus error

Definition at line 66 of file i2cm\_5411x.h.

6.23.2.3 #define I2CM\_STATUS\_BUSY 0xFF

I2C transmistter is busy.

Definition at line 69 of file i2cm 5411x.h.

6.23.2.4 #define I2CM\_STATUS\_ERROR 0x01

Unknown error condition.

Definition at line 64 of file i2cm\_5411x.h.

6.23.2.5 #define I2CM\_STATUS\_NAK\_ADR 0x02

No acknowledgement received from slave during address phase.

Definition at line 65 of file i2cm 5411x.h.

6.23.2.6 #define I2CM\_STATUS\_NAK\_DAT 0x04

No acknowledgement received from slave during data phase.

Definition at line 67 of file i2cm\_5411x.h.

6.23.2.7 #define I2CM\_STATUS\_OK 0x00

I2CM\_5411X\_STATUS\_TYPES I2C master transfer status typesRequested Request was executed successfully. Definition at line 63 of file i2cm\_5411x.h.

# 6.23.3 Function Documentation

**6.23.3.1** static INLINE void Chip\_I2CM\_ClearStatus ( LPC\_I2C\_T \* pl2C, uint32\_t clrStatus ) [static]

Clear I2C status bits (master)

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
clrStatus	: Status bit to clear, ORed Value of I2C_STAT_MSTRARBLOSS and I2C_STAT_MSTST←
	STPERR

Returns

Nothing

Note

This function clears selected status flags.

Definition at line 158 of file i2cm\_5411x.h.

6.23.3.2 static INLINE void Chip\_I2CM\_Disable ( LPC\_I2C\_T \* pI2C ) [static]

Disable I2C Master interface.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
------	--------------------------------------

Returns

Nothing

Note

Definition at line 135 of file i2cm\_5411x.h.

**6.23.3.3** static INLINE void Chip\_I2CM\_Enable ( LPC\_I2C\_T \* pl2C ) [static]

Enable I2C Master interface.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
------	--------------------------------------

Returns

Nothing

Note

Definition at line 124 of file i2cm\_5411x.h.

6.23.3.4 static INLINE uint32\_t Chip\_I2CM\_GetMasterState ( LPC\_I2C\_T \* pI2C ) [static]

Get current state of the I2C Master.

pl2C : Pointer to selected I2C peripheral

Returns

Master State Code, a value in the range of 0 - 4

Note

After the Master is pending this state code tells the reason for Master pending.

Definition at line 182 of file i2cm\_5411x.h.

6.23.3.5 static INLINE uint32\_t Chip\_I2CM\_GetStatus ( LPC\_I2C\_T \* pl2C ) [static]

Get I2C Status.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

I2C Status register value

Note

This function returns the value of the status register.

Definition at line 146 of file i2cm\_5411x.h.

6.23.3.6 static INLINE bool Chip\_I2CM\_IsMasterPending ( LPC\_I2C\_T \* pI2C ) [static]

Check if I2C Master is pending.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Returns TRUE if the Master is pending else returns FALSE

Note

Definition at line 170 of file i2cm\_5411x.h.

**6.23.3.7** static INLINE void Chip\_I2CM\_MasterContinue ( LPC\_I2C\_T \* pI2C ) [static]

Master Continue transfer operation.

### **Parameters**

pl2C : Pointer to selected I2C peripheral

## Returns

Nothing

## Note

This function sets the master controller to continue transmission. This should be called only when master is pending. The function writes a complete value to Master Control register, ORing is not advised.

Definition at line 221 of file i2cm\_5411x.h.

6.23.3.8 static INLINE uint8 t Chip\_I2CM\_ReadByte ( LPC I2C T \* pI2C ) [static]

Read a single byte data from the I2C peripheral (master)

**Parameters** 

pl2C : Pointer to selected I2C peripheral

### Returns

A single byte of data read

#### Note

This function reads a byte from the I2C receive hold register regardless of I2C state.

Definition at line 247 of file i2cm 5411x.h.

6.23.3.9 static INLINE void Chip\_I2CM\_SendStart ( LPC\_I2C\_T \* pl2C ) [static]

Transmit START or Repeat-START signal on I2C bus.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

# Returns

Nothing

# Note

This function sets the controller to transmit START condition when the bus becomes free. This should be called only when master is pending. The function writes a complete value to Master Control register, ORing is not advised.

Definition at line 195 of file i2cm 5411x.h.

6.23.3.10 static INLINE void Chip\_I2CM\_SendStop ( LPC\_I2C\_T \* pl2C ) [static]

Transmit STOP signal on I2C bus.

pI2C	: Pointer to selected I2C peripheral
------	--------------------------------------

# Returns

Nothing

### Note

This function sets the controller to transmit STOP condition. This should be called only when master is pending. The function writes a complete value to Master Control register, ORing is not advised.

Definition at line 208 of file i2cm\_5411x.h.

6.23.3.11 void Chip\_I2CM\_SetBusSpeed ( LPC\_I2C\_T \* pI2C, uint32\_t busSpeed )

Set up bus speed for LPC\_I2C controller.

#### **Parameters**

pI2C	: Pointer to selected I2C peripheral
busSpeed	: I2C bus clock rate

### Returns

Nothing

# Note

Per I2C specification the busSpeed should be

- 100000 for Standard mode
- · 400000 for Fast mode
- 1000000 for Fast mode plus IOCON registers corresponding to I2C pads should be updated according to the bus mode.

This API will also support non-standard bus speeds provided it is an integer multiple of (18, 16, 14, 12, 10, 8, 6, 4).

This API will automatically calculate and set divider value.

Definition at line 51 of file i2cm\_5411x.c.

6.23.3.12 static INLINE void Chip\_I2CM\_SetDutyCycle ( LPC\_I2C\_T \* pI2C, uint16\_t sclH, uint16\_t sclL ) [static]

Sets HIGH and LOW duty cycle registers.

# **Parameters**

pI2C	: Pointer to selected I2C peripheral
sclH	: Number of I2C_PCLK cycles for the SCL HIGH time value between (2 - 9).
scIL	: Number of I2C_PCLK cycles for the SCL LOW time value between (2 - 9).

# Returns

Nothing

Note

The I2C clock divider should be set to the appropriate value before calling this function The I2C baud is determined by the following formula:

```
I2C_bitFrequency = (I2C_PCLK)/(I2C_CLKDIV * (scIH + scIL))
```

where I2C\_PCLK is the frequency of the System clock and I2C\_CLKDIV is I2C clock divider

Definition at line 96 of file i2cm\_5411x.h.

```
6.23.3.13 static INLINE void Chip_I2CM_WriteByte ( LPC_I2C_T * pl2C, uint8_t data ) [static]
```

Transmit a single data byte through the I2C peripheral (master)

#### **Parameters**

pI2C	: Pointer to selected I2C peripheral
data	: Byte to transmit

#### Returns

Nothing

#### Note

This function attempts to place a byte into the I2C Master Data Register

Definition at line 235 of file i2cm\_5411x.h.

```
6.23.3.14 void Chip_I2CM_Xfer ( LPC_I2C_T * pl2C, I2CM_XFER_T * xfer )
```

Transmit and Receive data in master mode.

# Parameters

ſ	pI2C	: Pointer to selected I2C peripheral
	xfer	: Pointer to a I2CM_XFER_T structure see notes below

### Returns

Nothing

### Note

The parameter *xfer* should have its member *slaveAddr* initialized to the 7-Bit slave address to which the master will do the xfer, Bit0 to bit6 should have the address and Bit8 is ignored. During the transfer no code (like event handler) must change the content of the memory pointed to by *xfer*. The member of *xfer*, *txBuff* and *txSz* be initialized to the memory from which the I2C must pick the data to be transfered to slave and the number of bytes to send respectively, similarly *rxBuff* and *rxSz* must have pointer to memory where data received from slave be stored and the number of data to get from slave respectilvely. Following types of transfers are possible:

• Write-only transfer: When rxSz member of xfer is set to 0.

```
S Addr Wr [A] txBuff0 [A] txBuff1 [A] ... txBuffN [A] P
```

- If I2CM\_XFER\_OPTION\_IGNORE\_NACK is set in options member
   S Addr Wr [A] txBuff0 [A or NA] ... txBuffN [A or NA] P
- Read-only transfer: When txSz member of xfer is set to 0.

```
S Addr Rd [A] [rxBuff0] A [rxBuff1] A \dots [rxBuffN] NA P
```

- If I2CM\_XFER\_OPTION\_LAST\_RX\_ACK is set in options member
   S Addr Rd [A] [rxBuff0] A [rxBuff1] A ... [rxBuffN] A P
- Read-Write transfer: When rxSz and @ txSz members of xfer are non-zero.

```
S Addr Wr [A] txBuff0 [A] txBuff1 [A] ... txBuffN [A]
S Addr Rd [A] [rxBuff0] A [rxBuff1] A ... [rxBuffN] NA P
```

Definition at line 163 of file i2cm\_5411x.c.

```
6.23.3.15 \quad uint32\_t \; Chip\_I2CM\_XferBlocking \left( \; LPC\_I2C\_T * \textit{pl2C}, \; I2CM\_XFER\_T * \textit{xfer} \; \right)
```

Transmit and Receive data in master mode.

### **Parameters**

pI2C	: Pointer to selected I2C peripheral
xfer	: Pointer to a I2CM_XFER_T structure see notes below

### Returns

Returns non-zero value on succesful completion of transfer.

### Note

This function operates same as Chip\_I2CM\_Xfer(), but is a blocking call.

Definition at line 176 of file i2cm 5411x.c.

```
6.23.3.16 uint32_t Chip_I2CM_XferHandler ( LPC_I2C_T * pI2C, I2CM_XFER_T * xfer )
```

Transfer state change handler.

# **Parameters**

pl2C	: Pointer to selected I2C peripheral
xfer	: Pointer to a I2CM_XFER_T structure see notes below

# Returns

Returns non-zero value on completion of transfer. The *status* member of *xfer* structure contains the current status of the transfer at the end of the call.

# Note

The parameter *xfer* should be same as the one passed to Chip\_I2CM\_Xfer() routine. This function should be called from the I2C interrupt handler only when a master interrupt occurs.

Definition at line 69 of file i2cm\_5411x.c.

# 6.24 CHIP: LPC5411X I2C slave-only driver

# 6.24.1 Detailed Description

This driver only works in slave mode.

### **Data Structures**

struct I2CS\_XFER\_T

# **Typedefs**

typedef void(\* I2CSlaveXferStart) (uint8\_t addr)

I2C slave service start callback This callback is called from the I2C slave handler when an I2C slave address is received and needs servicing. It's used to indicate the start of a slave transfer that will happen on the slave bus.

typedef uint8\_t(\* I2CSlaveXferSend) (uint8\_t \*data)

I2C slave send data callback This callback is called from the I2C slave handler when an I2C slave address needs data to send.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return I2C\_S← LVCTL\_SLVDMA to the caller.

typedef uint8\_t(\* I2CSlaveXferRecv) (uint8\_t data)

I2C slave receive data callback This callback is called from the I2C slave handler when an I2C slave address has receive data.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return I2C\_S← LVCTL\_SLVDMA to the caller.

typedef void(\* I2CSlaveXferDone) (void)

I2C slave service done callback This callback is called from the I2C slave handler when an I2C slave transfer is completed. It's used to indicate the end of a slave transfer.

### **Functions**

```
    __STATIC_INLINE void Chip_I2CS_Enable (LPC_I2C_T *pI2C)
```

Enable I2C slave interface.

STATIC INLINE void Chip I2CS Disable (LPC I2C T \*pI2C)

Disable I2C slave interface.

\_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetStatus (LPC\_I2C\_T \*pI2C)

Get I2C Status.

• \_\_STATIC\_INLINE void Chip\_I2CS\_ClearStatus (LPC\_I2C\_T \*pI2C, uint32\_t clrStatus)

Clear I2C status bits (slave)

\_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlavePending (LPC\_I2C\_T \*pI2C)

Check if I2C slave is pending.

• \_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveSelected (LPC\_I2C\_T \*pI2C)

Check if I2C slave is selected.

\_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveDeSelected (LPC\_I2C\_T \*pI2C)

Check if I2C slave is deselected.

\_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveState (LPC\_I2C\_T \*pI2C)

Get current state of the I2C slave.

\_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveMatchIndex (LPC\_I2C\_T \*pI2C)

Returns the current slave address match index.

\_\_STATIC\_INLINE void Chip\_I2CS\_SlaveContinue (LPC\_I2C\_T \*pI2C)

Slave Continue transfer operation (ACK)

\_\_STATIC\_INLINE void Chip\_I2CS\_SlaveNACK (LPC\_I2C\_T \*pI2C)

Slave NACK operation.

\_\_STATIC\_INLINE void Chip\_I2CS\_SlaveEnableDMA (LPC\_I2C\_T \*pI2C)

Enable slave DMA operation.

\_\_STATIC\_INLINE void Chip\_I2CS\_SlaveDisableDMA (LPC\_I2C\_T \*pI2C)

Disable slave DMA operation.

\_\_STATIC\_INLINE void Chip\_I2CS\_WriteByte (LPC\_I2C\_T \*pI2C, uint8\_t data)

Transmit a single data byte through the I2C peripheral (slave)

\_\_STATIC\_INLINE uint8\_t Chip\_I2CS\_ReadByte (LPC\_I2C\_T \*pI2C)

Read a single byte data from the I2C peripheral (slave)

- \_\_STATIC\_INLINE void Chip\_I2CS\_SetSlaveAddr (LPC\_I2C\_T \*pI2C, uint8\_t slvNum, uint8\_t slvAddr)

  Set a I2C slave address for slave operation.
- \_\_STATIC\_INLINE uint8\_t Chip\_I2CS\_GetSlaveAddr (LPC\_I2C\_T \*pI2C, uint8\_t slvNum)

Return a I2C programmed slave address.

- \_\_STATIC\_INLINE void Chip\_I2CS\_EnableSlaveAddr (LPC\_I2C\_T \*pI2C, uint8\_t slvNum)
   Enable a I2C address.
- \_\_STATIC\_INLINE void Chip\_I2CS\_DisableSlaveAddr (LPC\_I2C\_T \*pI2C, uint8\_t slvNum)

  Disable a I2C address.
- \_\_STATIC\_INLINE void Chip\_I2CS\_SetSlaveQual0 (LPC\_I2C\_T \*pI2C, bool extend, uint8\_t slvAddr) Setup slave gialifier address.
- uint32\_t Chip\_I2CS\_XferHandler (LPC\_I2C\_T \*pI2C, const I2CS\_XFER\_T \*xfers)

Slave transfer state change handler.

## 6.24.2 Typedef Documentation

## 6.24.2.1 typedef void(\* I2CSlaveXferDone) (void)

I2C slave service done callback This callback is called from the I2C slave handler when an I2C slave transfer is completed. It's used to indicate the end of a slave transfer.

Definition at line 76 of file i2cs\_5411x.h.

# 6.24.2.2 typedef uint8\_t(\* I2CSlaveXferRecv) (uint8\_t data)

I2C slave receive data callback This callback is called from the I2C slave handler when an I2C slave address has receive data.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return I2C\_SLVCTL\_SLVDMA to the caller.

Definition at line 70 of file i2cs\_5411x.h.

### 6.24.2.3 typedef uint8\_t(\* I2CSlaveXferSend) (uint8\_t \*data)

I2C slave send data callback This callback is called from the I2C slave handler when an I2C slave address needs data to send.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return

I2C\_SLVCTL\_SLVDMA to the caller.

Definition at line 61 of file i2cs\_5411x.h.

6.24.2.4 typedef void(\* I2CSlaveXferStart) (uint8\_t addr)

I2C slave service start callback This callback is called from the I2C slave handler when an I2C slave address is received and needs servicing. It's used to indicate the start of a slave transfer that will happen on the slave bus.

Definition at line 52 of file i2cs\_5411x.h.

## 6.24.3 Function Documentation

6.24.3.1 \_\_STATIC\_INLINE void Chip\_I2CS\_ClearStatus ( LPC\_I2C\_T \* pI2C, uint32\_t clrStatus )

Clear I2C status bits (slave)

### **Parameters**

pl2C	: Pointer to selected I2C peripheral
clrStatus	: Status bit to clear, must be I2C_STAT_SLVDESEL

### Returns

Nothing

Note

This function clears selected status flags.

Definition at line 149 of file i2cs\_5411x.h.

6.24.3.2 \_\_STATIC\_INLINE void Chip\_I2CS\_Disable ( LPC\_I2C\_T \* pI2C )

Disable I2C slave interface.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
------	--------------------------------------

Returns

Nothing

Definition at line 126 of file i2cs 5411x.h.

6.24.3.3 \_\_STATIC\_INLINE void Chip\_I2CS\_DisableSlaveAddr ( LPC\_I2C\_T \* pI2C, uint8\_t slvNum )

Disable a I2C address.

**Parameters** 

pl2C : Pointer to selected I2C peripheral
---

slvNum : Possible slave address number, between 0 - 3

Returns

Nothing

Definition at line 326 of file i2cs\_5411x.h.

6.24.3.4 \_\_STATIC\_INLINE void Chip\_I2CS\_Enable ( LPC\_I2C\_T \* pI2C )

Enable I2C slave interface.

**Parameters** 

pl2C	· Pointer to coloated ICC peripheral
<i>ρ</i> ι≥υ	: Pointer to selected I2C peripheral

Returns

Nothing

Note

Do not call this function until the slave interface is fully configured.

Definition at line 116 of file i2cs\_5411x.h.

6.24.3.5 \_\_STATIC\_INLINE void Chip\_I2CS\_EnableSlaveAddr ( LPC\_I2C\_T \* pI2C, uint8\_t slvNum )

Enable a I2C address.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
slvNum	: Possible slave address number, between 0 - 3

# Returns

Nothing

Definition at line 315 of file i2cs\_5411x.h.

6.24.3.6 \_\_STATIC\_INLINE uint8\_t Chip\_I2CS\_GetSlaveAddr ( LPC\_I2C\_T \* pI2C, uint8\_t slvNum )

Return a I2C programmed slave address.

# **Parameters**

pI2C	: Pointer to selected I2C peripheral
slvNum	: Possible slave address number, between 0 - 3

## Returns

Nothing

Definition at line 304 of file i2cs\_5411x.h.

6.24.3.7 \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveMatchIndex ( LPC\_I2C\_T \* pI2C )

Returns the current slave address match index.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

slave match index, 0 - 3

Definition at line 204 of file i2cs 5411x.h.

6.24.3.8 \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveState ( LPC\_I2C\_T \* pI2C )

Get current state of the I2C slave.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

slave State Code, a value of type I2C\_STAT\_SLVCODE\_\*

Note

After the slave is pending this state code tells the reason for slave pending.

Definition at line 194 of file i2cs\_5411x.h.

6.24.3.9 \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetStatus ( LPC\_I2C\_T \* pI2C )

Get I2C Status.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

I2C Status register value

Note

This function returns the value of the status register.

Definition at line 137 of file i2cs\_5411x.h.

6.24.3.10 \_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveDeSelected ( LPC\_I2C\_T \* pI2C )

Check if I2C slave is deselected.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Returns TRUE if the slave is is deselected, otherwise FALSE

Note

Definition at line 182 of file i2cs\_5411x.h.

6.24.3.11 \_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlavePending ( LPC\_I2C\_T \* pI2C )

Check if I2C slave is pending.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Returns TRUE if the slave is pending else returns FALSE

Note

Definition at line 160 of file i2cs\_5411x.h.

6.24.3.12 \_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveSelected ( LPC\_I2C\_T \* pI2C )

Check if I2C slave is selected.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Returns TRUE if the slave is is selected, otherwise FALSE

Note

Definition at line 171 of file i2cs\_5411x.h.

6.24.3.13 \_\_STATIC\_INLINE uint8\_t Chip\_I2CS\_ReadByte ( LPC\_I2C\_T \* pI2C )

Read a single byte data from the I2C peripheral (slave)

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

A single byte of data read

Note

This function reads a byte from the I2C receive hold register regardless of I2C state.

Definition at line 279 of file i2cs\_5411x.h.

6.24.3.14 \_\_STATIC\_INLINE void Chip\_I2CS\_SetSlaveAddr ( LPC\_I2C\_T \* pI2C, uint8\_t sIvNum, uint8\_t sIvAddr )

Set a I2C slave address for slave operation.

### **Parameters**

pI2C	: Pointer to selected I2C peripheral
slvNum	: Possible slave address number, between 0 - 3
slvAddr	: Slave Address for the index (7-bits, bit 7 = 0)

## Returns

Nothing

### Note

Setting a slave address also enables the slave address. Do not 'pre-shift' the slave address.

Definition at line 293 of file i2cs\_5411x.h.

6.24.3.15 \_\_STATIC\_INLINE void Chip\_I2CS\_SetSlaveQual0 ( LPC\_I2C\_T \* pI2C, bool extend, uint8\_t sIvAddr )

Setup slave qialifier address.

### **Parameters**

pI2C	: Pointer to selected I2C peripheral
extend	: true to extend I2C slave detect address 0 range, or false to match to corresponding bits
slvAddr	: Slave address qualifier, see SLVQUAL0 register in User Manual

# Returns

Nothing

### Note

Do not 'pre-shift' the slave address.

Definition at line 339 of file i2cs\_5411x.h.

6.24.3.16 \_\_STATIC\_INLINE void Chip\_I2CS\_SlaveContinue ( LPC\_I2C\_T \* pI2C )

Slave Continue transfer operation (ACK)

# **Parameters**

pI2C	: Pointer to selected I2C peripheral

# Returns

Nothing

# Note

This function sets the slave controller to continue transmission. This should be called only when slave is pending. The function writes a complete value to slave Control register, ORing is not advised.

Definition at line 217 of file i2cs\_5411x.h.

6.24.3.17 \_\_STATIC\_INLINE void Chip\_I2CS\_SlaveDisableDMA ( LPC\_I2C\_T \* pI2C )

Disable slave DMA operation.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Nothing

Note

This function disables DMA mode for the slave controller.

Definition at line 253 of file i2cs 5411x.h.

6.24.3.18 \_\_STATIC\_INLINE void Chip\_I2CS\_SlaveEnableDMA ( LPC I2C T \* pI2C )

Enable slave DMA operation.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral

### Returns

Nothing

Note

This function enables DMA mode for the slave controller. In DMA mode, the 'continue' and 'NACK' operations aren't used and the I2C slave controller will automatically NACK any bytes beyond the available DMA buffer size.

Definition at line 242 of file i2cs\_5411x.h.

6.24.3.19 \_\_STATIC\_INLINE void Chip\_I2CS\_SlaveNACK ( LPC\_I2C\_T \* pI2C )

Slave NACK operation.

**Parameters** 

```
pl2C : Pointer to selected I2C peripheral
```

Returns

Nothing

Note

This function sets the slave controller to NAK the master.

Definition at line 228 of file i2cs\_5411x.h.

6.24.3.20 \_\_STATIC\_INLINE void Chip\_I2CS\_WriteByte ( LPC\_I2C\_T \* pI2C, uint8\_t data )

Transmit a single data byte through the I2C peripheral (slave)

### **Parameters**

pI2C	: Pointer to selected I2C peripheral
data	: Byte to transmit

# Returns

Nothing

# Note

This function attempts to place a byte into the I2C slave Data Register

Definition at line 267 of file i2cs\_5411x.h.

6.24.3.21 uint32\_t Chip\_I2CS\_XferHandler ( LPC\_I2C\_T \* pI2C, const I2CS\_XFER\_T \* xfers )

Slave transfer state change handler.

# **Parameters**

pI2C	: Pointer to selected I2C peripheral
xfers	: Pointer to a I2CS_MULTI_XFER_T structure see notes below

# Returns

Returns non-zero value on completion of transfer or NAK

# Note

See I2CS\_XFER\_T for more information on this function. When using this function, the I2C\_INTENSET\_ $\hookleftarrow$  SLVPENDING and I2C\_INTENSET\_SLVDESEL interrupts should be enabled and setup in the I2C interrupt handler to call this function when they fire.

Definition at line 51 of file i2cs\_5411x.c.

# 6.25 CHIP: LPC5411X IOCON register block and driver

# 6.25.1 Detailed Description

# **Data Structures**

• struct LPC\_IOCON\_T

LPC5411X IO Configuration Unit register block structure.

struct PINMUX GRP T

Array of IOCON pin definitions passed to Chip\_IOCON\_SetPinMuxing() must be in this format.

### **Macros**

- #define IOCON FUNC0 0x0
- #define IOCON\_FUNC1 0x1
- #define IOCON FUNC2 0x2
- #define IOCON\_FUNC3 0x3
- #define IOCON FUNC4 0x4
- #define IOCON\_FUNC5 0x5
- #define IOCON FUNC6 0x6
- #define IOCON\_FUNC7 0x7
- #define IOCON\_MODE\_INACT (0x0 << 3)</li>
- #define IOCON\_MODE\_PULLDOWN (0x1 << 3)</li>
- #define IOCON MODE PULLUP (0x2 << 3)</li>
- #define IOCON\_MODE\_REPEATER (0x3 << 3)</li>
- #define IOCON\_HYS\_EN (0x1 << 5)</li>
- #define IOCON\_GPIO\_MODE (0x1 << 5)</li>
- #define IOCON\_I2C\_SLEW (0x1 << 5)</li>
- #define IOCON\_INV\_EN (0x1 << 6)</li>
- #define IOCON\_ANALOG\_EN (0x0 << 7)</li>
- #define IOCON DIGITAL EN (0x1 << 7)
- #define IOCON\_STDI2C\_EN (0x1 << 8)</li>
- #define IOCON FASTI2C EN (0x3 << 8)</li>
- #define IOCON\_INPFILT\_OFF (0x1 << 8)</li>
- #define IOCON\_INPFILT\_ON (0x0 << 8)</li>
- #define IOCON\_OPENDRAIN\_EN (0x1 << 10)</li>
- #define IOCON\_S\_MODE\_0CLK (0x0 << 11)
- #define IOCON\_S\_MODE\_1CLK (0x1 << 11)
- #define IOCON\_S\_MODE\_2CLK (0x2 << 11)</li>
- #define IOCON\_S\_MODE\_3CLK (0x3 << 11)</li>
- #define IOCON\_S\_MODE(clks) ((clks) << 11)
- #define IOCON\_CLKDIV(div) ((div) << 13)</li>

# **Functions**

• \_\_STATIC\_INLINE void Chip\_IOCON\_PinMuxSet (LPC\_IOCON\_T \*pIOCON, uint8\_t port, uint8\_t pin, uint32 t modefunc)

Sets I/O Control pin mux.

• \_\_STATIC\_INLINE void Chip\_IOCON\_PinMux (LPC\_IOCON\_T \*pIOCON, uint8\_t port, uint8\_t pin, uint16← \_t mode, uint8\_t func)

I/O Control pin mux.

\_\_STATIC\_INLINE void Chip\_IOCON\_SetPinMuxing (LPC\_IOCON\_T \*pIOCON, const PINMUX\_GRP\_←
 T \*pinArray, uint32\_t arrayLength)

Set all I/O Control pin muxing.

6.25.2 Macro Definition Documentation

6.25.2.1 #define IOCON\_ANALOG\_EN (0x0 << 7)

Enables analog function by setting 0 to bit 7

Definition at line 81 of file iocon\_5411x.h.

6.25.2.2 #define IOCON\_CLKDIV( div ) ((div) << 13)

Select peripheral clock divider for input filter sampling clock, 2<sup>^</sup>n, n=0-6

Definition at line 93 of file iocon\_5411x.h.

6.25.2.3 #define IOCON\_DIGITAL\_EN (0x1 << 7)

Enables digital function by setting 1 to bit 7(default)

Definition at line 82 of file iocon\_5411x.h.

6.25.2.4 #define IOCON\_FASTI2C\_EN (0x3 << 8)

I2C Fast-mode Plus and high-speed slave

Definition at line 84 of file iocon\_5411x.h.

6.25.2.5 #define IOCON\_FUNC0 0x0

IOCON function and mode selection definitions See the User Manual for specific modes and functions supported by the various LPC15XX pins. Selects pin function 0

Definition at line 65 of file iocon\_5411x.h.

6.25.2.6 #define IOCON\_FUNC1 0x1

Selects pin function 1

Definition at line 66 of file iocon\_5411x.h.

6.25.2.7 #define IOCON\_FUNC2 0x2

Selects pin function 2

Definition at line 67 of file iocon\_5411x.h.

6.25.2.8 #define IOCON\_FUNC3 0x3

Selects pin function 3

Definition at line 68 of file iocon\_5411x.h.

6.25.2.9 #define IOCON\_FUNC4 0x4

Selects pin function 4

Definition at line 69 of file iocon\_5411x.h.

6.25.2.10 #define IOCON\_FUNC5 0x5

Selects pin function 5

Definition at line 70 of file iocon\_5411x.h.

6.25.2.11 #define IOCON\_FUNC6 0x6

Selects pin function 6

Definition at line 71 of file iocon\_5411x.h.

6.25.2.12 #define IOCON\_FUNC7 0x7

Selects pin function 7

Definition at line 72 of file iocon\_5411x.h.

6.25.2.13 #define IOCON\_GPIO\_MODE (0x1 << 5)

**GPIO Mode** 

Definition at line 78 of file iocon\_5411x.h.

6.25.2.14 #define IOCON\_HYS\_EN (0x1 << 5)

Enables hysteresis

Definition at line 77 of file iocon\_5411x.h.

6.25.2.15 #define IOCON\_I2C\_SLEW (0x1 << 5)

I2C Slew Rate Control

Definition at line 79 of file iocon\_5411x.h.

6.25.2.16 #define IOCON\_INPFILT\_OFF (0x1 << 8)

Input filter Off for GPIO pins

Definition at line 85 of file iocon\_5411x.h.

6.25.2.17 #define IOCON\_INPFILT\_ON (0x0 << 8)

Input filter On for GPIO pins

Definition at line 86 of file iocon\_5411x.h.

6.25.2.18 #define IOCON\_INV\_EN (0x1 << 6)

Enables invert function on input

Definition at line 80 of file iocon\_5411x.h.

6.25.2.19 #define IOCON\_MODE\_INACT (0x0 << 3)

No addition pin function

Definition at line 73 of file iocon\_5411x.h.

6.25.2.20 #define IOCON\_MODE\_PULLDOWN (0x1 << 3)

Selects pull-down function

Definition at line 74 of file iocon\_5411x.h.

6.25.2.21 #define IOCON\_MODE\_PULLUP (0x2 << 3)

Selects pull-up function

Definition at line 75 of file iocon\_5411x.h.

6.25.2.22 #define IOCON\_MODE\_REPEATER (0x3 << 3)

Selects pin repeater function

Definition at line 76 of file iocon\_5411x.h.

6.25.2.23 #define IOCON\_OPENDRAIN\_EN (0x1 << 10)

Enables open-drain function

Definition at line 87 of file iocon\_5411x.h.

6.25.2.24 #define IOCON\_S\_MODE(  $\it clks$  ) ((clks) << 11)

Select clocks for digital input filter mode

Definition at line 92 of file iocon\_5411x.h.

6.25.2.25 #define IOCON\_S\_MODE\_0CLK (0x0 << 11)

Bypass input filter

Definition at line 88 of file iocon\_5411x.h.

6.25.2.26 #define IOCON\_S\_MODE\_1CLK (0x1 << 11)

Input pulses shorter than 1 filter clock are rejected

Definition at line 89 of file iocon\_5411x.h.

6.25.2.27 #define IOCON\_S\_MODE\_2CLK (0x2 << 11)

Input pulses shorter than 2 filter clock2 are rejected

Definition at line 90 of file iocon\_5411x.h.

6.25.2.28 #define IOCON\_S\_MODE\_3CLK (0x3 << 11)

Input pulses shorter than 3 filter clock2 are rejected

Definition at line 91 of file iocon\_5411x.h.

6.25.2.29 #define IOCON\_STDI2C\_EN (0x1 << 8)

I2C standard mode/fast-mode

Definition at line 83 of file iocon\_5411x.h.

# 6.25.3 Function Documentation

6.25.3.1 \_\_STATIC\_INLINE void Chip\_IOCON\_PinMux ( LPC\_IOCON\_T \* pIOCON, uint8\_t port, uint8\_t pin, uint16\_t mode, uint8\_t func )

I/O Control pin mux.

### **Parameters**

pIOCON	: The base of IOCON peripheral on the chip
port	: GPIO port to mux
pin	: GPIO pin to mux
mode	: OR'ed values or type IOCON_*
func	: Pin function, value of type IOCON_FUNC?

# Returns

Nothing

Definition at line 117 of file iocon\_5411x.h.

6.25.3.2 \_\_STATIC\_INLINE void Chip\_IOCON\_PinMuxSet ( LPC\_IOCON\_T \* plOCON, uint8\_t port, uint8\_t pin, uint32\_t modefunc )

Sets I/O Control pin mux.

### **Parameters**

pIOCON	: The base of IOCON peripheral on the chip
port	: GPIO port to mux
pin	: GPIO pin to mux
modefunc	: OR'ed values or type IOCON_*

# Returns

Nothing

Definition at line 103 of file iocon\_5411x.h.

6.25.3.3 \_\_STATIC\_INLINE void Chip\_IOCON\_SetPinMuxing ( LPC\_IOCON\_T \* ploCON, const PINMUX\_GRP\_T \* pinArray, uint32\_t arrayLength )

Set all I/O Control pin muxing.

# **Parameters**

pIOCON	: The base of IOCON peripheral on the chip
pinArray	: Pointer to array of pin mux selections
arrayLength	: Number of entries in pinArray

# Returns

Nothing

Definition at line 129 of file iocon\_5411x.h.

# 6.26 CHIP: LPC5411X Input Mux Registers and Driver

# 6.26.1 Detailed Description

# **Data Structures**

struct LPC\_INMUX\_T
 LPC5411X Input Mux Register Block Structure.

# **Enumerations**

```
    enum DMA_TRIGSRC_T {
        DMATRIG_ADC0_SEQA_IRQ = 0, DMATRIG_ADC0_SEQB_IRQ, DMATRIG_SCT0_DMA0, DMATRIG_
        SCT0_DMA1,
        DMATRIG_TIMER0_MATCH0, DMATRIG_TIMER0_MATCH1, DMATRIG_TIMER1_MATCH0, DMATRIG
        __TIMER2_MATCH0,
        DMATRIG_TIMER2_MATCH1, DMATRIG_TIMER3_MATCH0, DMATRIG_TIMER4_MATCH0, DMATRIG
        __TIMER4_MATCH1,
        DMATRIG_PININT0, DMATRIG_PININT1, DMATRIG_PININT2, DMATRIG_PININT3,
        DMATRIG_OUTMUX0, DMATRIG_OUTMUX1, DMATRIG_OUTMUX2, DMATRIG_OUTMUX3 }
        enum FREQMSR_SRC_T {
            FREQMSR_SRC_T {
                 FREQMSR_FRO12MHZ, FREQMSR_WDOSC, FREQMSR_32KHZOSC, FREQ_MEAS_MAIN_CLK, FREQMSR_PIO0_4, FREQMSR_PIO0_20, FREQMSR_PIO0_24, FREQMSR_PIO1_4 }
```

# **Functions**

- \_\_STATIC\_INLINE void Chip\_INMUX\_PinIntSel (uint8\_t pintSel, uint8\_t portNum, uint8\_t pinNum)

  GPIO Pin Interrupt Pin Select (sets PINTSEL register)
- \_\_STATIC\_INLINE void Chip\_INMUX\_SetDMATrigger (uint8\_t ch, DMA\_TRIGSRC\_T trig)
   Select a trigger source for a DMA channel.
- \_\_STATIC\_INLINE void Chip\_INMUX\_SetDMAOutMux (uint8\_t index, uint8\_t dmaCh) Selects a DMA trigger source for the DMATRIG\_OUTMUXn IDs.
- \_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasRefClock (FREQMSR\_SRC\_T ref)

  Selects a reference clock used with the frequency measure function.
- \_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasTargClock (FREQMSR\_SRC\_T targ)
   Selects a target clock used with the frequency measure function.

# 6.26.2 Enumeration Type Documentation

```
6.26.2.1 enum DMA_TRIGSRC_T
```

# **Enumerator**

```
    DMATRIG_ADC0_SEQA_IRQ
    ADC0 sequencer A interrupt as trigger
    DMATRIG_ADC0_SEQB_IRQ
    ADC0 sequencer B interrupt as trigger
    DMATRIG_SCT0_DMA0
    SCT 0, DMA 0 as trigger
    DMATRIG_SCT0_DMA1
    SCT 1, DMA 1 as trigger
    DMATRIG_TIMER0_MATCH0
    Timer 0, match 0 trigger
    DMATRIG_TIMER1_MATCH0
    Timer 1, match 0 trigger
    DMATRIG_TIMER2_MATCH0
    Timer 2, match 0 trigger
```

DMATRIG\_OUTMUX3 DMA trigger tied to this source, Select with Chip\_INMUX\_SetDMAOutMux

DMATRIG\_TIMER2\_MATCH0 Timer 2, match 1 trigger

DMATRIG\_TIMER4\_MATCH0 Timer 4, match 0 trigger

DMATRIG\_TIMER4\_MATCH1 Timer 4, match 1 trigger

DMATRIG\_PININT0 Pin interrupt 0 trigger

DMATRIG\_PININT1 Pin interrupt 1 trigger

DMATRIG\_PININT2 Pin interrupt 2 trigger

DMATRIG\_PININT3 Pin interrupt 3 trigger

DMATRIG\_OUTMUX0 DMA trigger tied to this source, Select with Chip\_INMUX\_SetDMAOutMux

DMATRIG\_OUTMUX1 DMA trigger tied to this source, Select with Chip\_INMUX\_SetDMAOutMux

DMATRIG\_OUTMUX2 DMA trigger tied to this source, Select with Chip\_INMUX\_SetDMAOutMux

Definition at line 71 of file inmux\_5411x.h.

# 6.26.2.2 enum FREQMSR SRC T

#### Enumerator

FREQMSR\_CLKIN CLKIN pin
FREQMSR\_FRO12MHZ FRO 12-MHz
FREQMSR\_WDOSC Watchdog oscillator
FREQMSR\_32KHZOSC 32KHz (RTC) oscillator rate
FREQ\_MEAS\_MAIN\_CLK main system clock
FREQMSR\_PIO0\_4 External pin PIO0\_4 as input rate
FREQMSR\_PIO0\_20 External pin PIO0\_20 as input rate
FREQMSR\_PIO0\_24 External pin PIO0\_24 as input rate
FREQMSR\_PIO1\_4 External pin PIO1\_4 as input rate

Definition at line 119 of file inmux 5411x.h.

# 6.26.3 Function Documentation

6.26.3.1 \_\_STATIC\_INLINE void Chip\_INMUX\_PinIntSel ( uint8\_t pintSel, uint8\_t portNum, uint8\_t pinNum )

GPIO Pin Interrupt Pin Select (sets PINTSEL register)

### **Parameters**

pintSel	: GPIO PINTSEL interrupt, should be: 0 to 7
portNum	: GPIO port number interrupt, should be: 0 to 1
pinNum	: GPIO pin number Interrupt, should be: 0 to 31

### Returns

Nothing

Definition at line 65 of file inmux\_5411x.h.

6.26.3.2 STATIC INLINE void Chip INMUX SetDMAOutMux ( uint8 t index, uint8 t dmaCh )

Selects a DMA trigger source for the DMATRIG\_OUTMUXn IDs.

### **Parameters**

index	: Select 0 to 3 to sets the source for DMATRIG_OUTMUX0 to DMATRIG_OUTMUX3
dmaCh	: DMA channel to select for DMATRIG_OUTMUXn source

# Returns

Nothing

# Note

This function sets the DMA trigger (out) source used with the DMATRIG\_OUTMUXn trigger source.

Definition at line 113 of file inmux\_5411x.h.

6.26.3.3 \_\_STATIC\_INLINE void Chip\_INMUX\_SetDMATrigger ( uint8\_t ch, DMA\_TRIGSRC\_T trig )

Select a trigger source for a DMA channel.

### **Parameters**

ch	: DMA channel number
trig	: Trigger source for the DMA channel

# Returns

Nothing

Definition at line 100 of file inmux\_5411x.h.

6.26.3.4 \_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasRefClock ( FREQMSR\_SRC\_T ref )

Selects a reference clock used with the frequency measure function.

### **Parameters**

ref	: Frequency measure function reference clock

# Returns

Nothing

Definition at line 136 of file inmux\_5411x.h.

6.26.3.5 \_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasTargClock ( FREQMSR\_SRC\_T targ )

Selects a target clock used with the frequency measure function.

### **Parameters**

targ	: Frequency measure function reference clock

# Returns

Nothing

Definition at line 146 of file inmux\_5411x.h.

# 6.27 CHIP: LPC5411X M0 core CMSIS include file

# 6.27.1 Detailed Description

# **Modules**

- CHIP: LPC5411X M0 core Cortex CMSIS definitions
- CHIP\_5411X: LPC5411X M0 core peripheral interrupt numbers

# 6.28 CHIP: LPC5411X M0 core Cortex CMSIS definitions

# 6.28.1 Detailed Description

### **Macros**

- #define \_\_CM0PLUS\_REV 0x0001
- #define \_\_MPU\_PRESENT 0
- #define \_\_NVIC\_PRIO\_BITS 2
- #define \_\_\_Vendor\_SysTickConfig 0
- #define \_\_VTOR\_PRESENT 1
- #define TIMER0\_IRQn CT32B0\_IRQn

### interrupt Alias

- #define TIMER1\_IRQn CT32B1\_IRQn
- #define TIMER2\_IRQn CT32B2\_IRQn
- #define TIMER3 IRQn CT32B3 IRQn
- #define TIMER4\_IRQn CT32B4\_IRQn
- #define SCT\_IRQn SCT0\_IRQn
- #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn
- #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn
- #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn
- #define TIMER0\_IRQHandler CT32B0\_IRQHandler

### Interrupt handler Alias.

- #define TIMER1\_IRQHandler CT32B1\_IRQHandler
- #define TIMER2\_IRQHandler CT32B2\_IRQHandler
- #define TIMER3\_IRQHandler CT32B3\_IRQHandler
- #define TIMER4\_IRQHandler CT32B4\_IRQHandler
- #define SCT\_IRQHandler SCT0\_IRQHandler
- #define ADC0\_SEQA\_IRQHandler ADC\_SEQA\_IRQHandler
- #define ADC0 SEQB IRQHandler ADC SEQB IRQHandler
- #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

# 6.28.2 Macro Definition Documentation

6.28.2.1 #define \_\_CM0PLUS\_REV 0x0001

Cortex-M0PLUS Core Revision

Definition at line 136 of file cmsis\_5411x\_m0.h.

6.28.2.2 #define \_\_MPU\_PRESENT 0

MPU present or not

Definition at line 137 of file cmsis\_5411x\_m0.h.

6.28.2.3 #define \_\_NVIC\_PRIO\_BITS 2

Number of Bits used for Priority Levels

Definition at line 138 of file cmsis\_5411x\_m0.h.

6.28.2.4 #define \_\_Vendor\_SysTickConfig 0

Set to 1 if different SysTick Config is used

Definition at line 139 of file cmsis\_5411x\_m0.h.

6.28.2.5 #define \_\_VTOR\_PRESENT 1

Definition at line 140 of file cmsis\_5411x\_m0.h.

6.28.2.6 #define ADC0\_SEQA\_IRQHandler ADC\_SEQA\_IRQHandler

Definition at line 160 of file cmsis 5411x m0.h.

6.28.2.7 #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn

Definition at line 149 of file cmsis\_5411x\_m0.h.

6.28.2.8 #define ADC0\_SEQB\_IRQHandler ADC\_SEQB\_IRQHandler

Definition at line 161 of file cmsis\_5411x\_m0.h.

6.28.2.9 #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn

Definition at line 150 of file cmsis\_5411x\_m0.h.

6.28.2.10 #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

Definition at line 162 of file cmsis\_5411x\_m0.h.

6.28.2.11 #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn

Definition at line 151 of file cmsis\_5411x\_m0.h.

6.28.2.12 #define SCT\_IRQHandler SCT0\_IRQHandler

Definition at line 159 of file cmsis\_5411x\_m0.h.

6.28.2.13 #define SCT\_IRQn SCT0\_IRQn

Definition at line 148 of file cmsis 5411x m0.h.

6.28.2.14 #define TIMER0\_IRQHandler CT32B0\_IRQHandler

Interrupt handler Alias.

Definition at line 154 of file cmsis\_5411x\_m0.h.

6.28.2.15 #define TIMER0\_IRQn CT32B0\_IRQn

interrupt Alias

Definition at line 143 of file cmsis\_5411x\_m0.h.

6.28.2.16 #define TIMER1\_IRQHandler CT32B1\_IRQHandler

Definition at line 155 of file cmsis\_5411x\_m0.h.

6.28.2.17 #define TIMER1\_IRQn CT32B1\_IRQn

Definition at line 144 of file cmsis\_5411x\_m0.h.

6.28.2.18 #define TIMER2\_IRQHandler CT32B2\_IRQHandler

Definition at line 156 of file cmsis\_5411x\_m0.h.

6.28.2.19 #define TIMER2\_IRQn CT32B2 IRQn

Definition at line 145 of file cmsis\_5411x\_m0.h.

6.28.2.20 #define TIMER3\_IRQHandler CT32B3\_IRQHandler

Definition at line 157 of file cmsis\_5411x\_m0.h.

6.28.2.21 #define TIMER3\_IRQn CT32B3\_IRQn

Definition at line 146 of file cmsis\_5411x\_m0.h.

6.28.2.22 #define TIMER4\_IRQHandler CT32B4\_IRQHandler

Definition at line 158 of file cmsis\_5411x\_m0.h.

6.28.2.23 #define TIMER4\_IRQn CT32B4\_IRQn

Definition at line 147 of file cmsis\_5411x\_m0.h.

# 6.29 CHIP: LPC5411X M4 core CMSIS include file

# 6.29.1 Detailed Description

# **Modules**

- CHIP: LPC5411X M4 core Cortex CMSIS definitions
- CHIP\_5411X: LPC5411X M4 core peripheral interrupt numbers

# 6.30 CHIP: LPC5411X M4 core Cortex CMSIS definitions

# 6.30.1 Detailed Description

#### **Macros**

- #define \_\_CM4\_REV 0x0001
- #define \_\_MPU\_PRESENT 1
- #define NVIC PRIO BITS 3
- #define \_\_\_Vendor\_SysTickConfig 0
- #define FPU PRESENT 1
- #define TIMER0\_IRQn CT32B0\_IRQn

### interrupt Alias

- #define TIMER1\_IRQn CT32B1\_IRQn
- #define TIMER2 IRQn CT32B2 IRQn
- #define TIMER3\_IRQn CT32B3\_IRQn
- #define TIMER4 IRQn CT32B4 IRQn
- #define SCT\_IRQn SCT0\_IRQn
- #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn
- #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn
- #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn
- #define TIMER0\_IRQHandler CT32B0\_IRQHandler
- Interrupt handler Alias.

   #define TIMER1 IRQHandler CT32B1 IRQHandler
- #define TIMER2\_IRQHandler CT32B2\_IRQHandler
- #define TIMER3\_IRQHandler CT32B3\_IRQHandler
- #define TIMER4\_IRQHandler CT32B4\_IRQHandler
- #define SCT\_IRQHandler SCT0\_IRQHandler
- #define ADC0 SEQA IRQHandler ADC SEQA IRQHandler
- #define ADC0\_SEQB\_IRQHandler ADC\_SEQB\_IRQHandler
- #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

### 6.30.2 Macro Definition Documentation

6.30.2.1 #define \_\_CM4\_REV 0x0001

Cortex-M4 Core Revision

Definition at line 146 of file cmsis\_5411x.h.

6.30.2.2 #define \_\_FPU\_PRESENT 1

Definition at line 150 of file cmsis\_5411x.h.

6.30.2.3 #define \_\_MPU\_PRESENT 1

MPU present or not

Definition at line 147 of file cmsis\_5411x.h.

6.30.2.4 #define \_\_NVIC\_PRIO\_BITS 3

Number of Bits used for Priority Levels

Definition at line 148 of file cmsis\_5411x.h.

6.30.2.5 #define \_\_Vendor\_SysTickConfig 0

Set to 1 if different SysTick Config is used

Definition at line 149 of file cmsis\_5411x.h.

6.30.2.6 #define ADC0\_SEQA\_IRQHandler ADC\_SEQA\_IRQHandler

Definition at line 170 of file cmsis 5411x.h.

6.30.2.7 #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn

Definition at line 159 of file cmsis\_5411x.h.

6.30.2.8 #define ADC0\_SEQB\_IRQHandler ADC\_SEQB\_IRQHandler

Definition at line 171 of file cmsis\_5411x.h.

6.30.2.9 #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn

Definition at line 160 of file cmsis\_5411x.h.

6.30.2.10 #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

Definition at line 172 of file cmsis\_5411x.h.

6.30.2.11 #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn

Definition at line 161 of file cmsis 5411x.h.

6.30.2.12 #define SCT\_IRQHandler SCT0\_IRQHandler

Definition at line 169 of file cmsis\_5411x.h.

6.30.2.13 #define SCT\_IRQn SCT0\_IRQn

Definition at line 158 of file cmsis\_5411x.h.

6.30.2.14 #define TIMER0\_IRQHandler CT32B0\_IRQHandler

Interrupt handler Alias.

Definition at line 164 of file cmsis\_5411x.h.

6.30.2.15 #define TIMER0\_IRQn CT32B0\_IRQn

interrupt Alias

Definition at line 153 of file cmsis\_5411x.h.

6.30.2.16 #define TIMER1\_IRQHandler CT32B1\_IRQHandler

Definition at line 165 of file cmsis\_5411x.h.

6.30.2.17 #define TIMER1\_IRQn CT32B1\_IRQn

Definition at line 154 of file cmsis 5411x.h.

6.30.2.18 #define TIMER2\_IRQHandler CT32B2\_IRQHandler

Definition at line 166 of file cmsis\_5411x.h.

6.30.2.19 #define TIMER2\_IRQn CT32B2\_IRQn

Definition at line 155 of file cmsis\_5411x.h.

6.30.2.20 #define TIMER3\_IRQHandler CT32B3\_IRQHandler

Definition at line 167 of file cmsis\_5411x.h.

6.30.2.21 #define TIMER3\_IRQn CT32B3\_IRQn

Definition at line 156 of file cmsis\_5411x.h.

6.30.2.22 #define TIMER4\_IRQHandler CT32B4\_IRQHandler

Definition at line 168 of file cmsis\_5411x.h.

6.30.2.23 #define TIMER4\_IRQn CT32B4\_IRQn

Definition at line 157 of file cmsis\_5411x.h.

# 6.31 CHIP: LPC5411X Mailbox M4/M0+ driver

# 6.31.1 Detailed Description

# **Data Structures**

- struct LPC\_MBOXIRQ\_T
- struct LPC MBOX T

#### **Macros**

#define MAILBOX AVAIL (MAILBOX CM4 + 1) /\* Number of available mailboxes \*/

### **Enumerations**

enum MBOX\_IDX\_T { MAILBOX\_CM0PLUS = 0, MAILBOX\_CM4 }

# **Functions**

- \_\_STATIC\_INLINE void Chip\_MBOX\_Init (LPC\_MBOX\_T \*pMBOX)

  Initialize mailbox.
- \_\_STATIC\_INLINE void Chip\_MBOX\_DeInit (LPC\_MBOX\_T \*pMBOX) Shutdown mailbox.
- \_\_STATIC\_INLINE void Chip\_MBOX\_SetValue (LPC\_MBOX\_T \*pMBOX, uint32\_t cpu\_id, uint32\_t mbox
   — Data)

Set data value in the mailbox based on the CPU ID.

\_\_STATIC\_INLINE void Chip\_MBOX\_SetValueBits (LPC\_MBOX\_T \*pMBOX, uint32\_t cpu\_id, uint32\_
 t mboxSetBits)

Set data bits in the mailbox based on the CPU ID.

\_\_STATIC\_INLINE void Chip\_MBOX\_ClearValueBits (LPC\_MBOX\_T \*pMBOX, uint32\_t cpu\_id, uint32\_
 t mboxClrBits)

Clear data bits in the mailbox based on the CPU ID.

- \_\_STATIC\_INLINE uint32\_t Chip\_MBOX\_GetValue (LPC\_MBOX\_T \*pMBOX, uint32\_t cpu\_id)
   Get data in the mailbox based on the cpu\_id.
- \_\_STATIC\_INLINE uint32\_t Chip\_MBOX\_GetMutex (LPC\_MBOX\_T \*pMBOX)
- Get MUTEX state and lock mutex.

   \_\_STATIC\_INLINE void Chip\_MBOX\_SetMutex (LPC\_MBOX\_T \*pMBOX)
- \_\_STATIC\_INLINE void Chip\_MBOX\_SetMutex (LPC\_MBOX\_T \*pMBOX)
   Set MUTEX state.

# 6.31.2 Macro Definition Documentation

6.31.2.1 #define MAILBOX\_AVAIL (MAILBOX\_CM4 + 1) /\* Number of available mailboxes \*/

Definition at line 49 of file mailbox\_5411x.h.

# 6.31.3 Enumeration Type Documentation

6.31.3.1 enum MBOX IDX T

# Enumerator

# MAILBOX\_CM0PLUS

# MAILBOX\_CM4

Definition at line 45 of file mailbox\_5411x.h.

# 6.31.4 Function Documentation

6.31.4.1 \_\_STATIC\_INLINE void Chip\_MBOX\_ClearValueBits ( LPC\_MBOX\_T \* pMBOX, uint32\_t cpu\_id, uint32\_t mboxClrBits )

Clear data bits in the mailbox based on the CPU ID.

### **Parameters**

	рМВОХ	: Pointer to the mailbox register structure
	cpu_id	: MAILBOX_CM0PLUS is M0+ or MAILBOX_CM4 is M4
ml	boxClrBits	: data bits to clear in the mailbox

# Returns

Nothing

#### Note

Clear data bits to send via the MBOX to the other core. A value of 0 will do nothing. Only clears bits selected with a 1 in it's bit position.

Definition at line 124 of file mailbox\_5411x.h.

6.31.4.2 \_\_STATIC\_INLINE void Chip\_MBOX\_Delnit ( LPC\_MBOX\_T \* pMBOX )

Shutdown mailbox.

**Parameters** 

pMBOX	: Pointer to the mailbox register structure
-------	---

# Returns

Nothing

Definition at line 83 of file mailbox\_5411x.h.

6.31.4.3 \_\_STATIC\_INLINE uint32\_t Chip\_MBOX\_GetMutex ( LPC\_MBOX\_T \* pMBOX )

Get MUTEX state and lock mutex.

**Parameters** 

рМВОХ	: Pointer to the mailbox register structure

### Returns

See note

# Note

Returns '1' if the mutex was taken or '0' if another resources has the mutex locked. Once a mutex is taken, it can be returned with the Chip MBOX SetMutex() function.

Definition at line 148 of file mailbox\_5411x.h.

 $\textbf{6.31.4.4} \qquad \_\texttt{STATIC\_INLINE} \ \textbf{uint32\_t} \ \textbf{Chip\_MBOX\_GetValue} \ ( \ \ \textbf{LPC\_MBOX\_T} * \textit{pMBOX}, \ \textbf{uint32\_t} \ \textit{cpu\_id} \ )$ 

Get data in the mailbox based on the cpu\_id.

### **Parameters**

рМВОХ	: Pointer to the mailbox register structure
cpu_id	: MAILBOX_CM0PLUS is M0+ or MAILBOX_CM4 is M4

# Returns

Current mailbox data

Definition at line 135 of file mailbox\_5411x.h.

6.31.4.5 \_\_STATIC\_INLINE void Chip\_MBOX\_Init ( LPC\_MBOX\_T \* pMBOX )

Initialize mailbox.

**Parameters** 

pMBOX	: Pointer to the mailbox register structure

# Returns

Nothing

### Note

Even if both cores use the amilbox, only 1 core should initialize it.

Definition at line 73 of file mailbox\_5411x.h.

6.31.4.6 \_\_STATIC\_INLINE void Chip\_MBOX\_SetMutex ( LPC\_MBOX\_T \* pMBOX )

Set MUTEX state.

**Parameters** 

рМВОХ	: Pointer to the mailbox register structure
-------	---

# Returns

Nothing

Note

Sets mutex state to '1' and allows other resources to get the mutex

Definition at line 159 of file mailbox\_5411x.h.

6.31.4.7 \_\_STATIC\_INLINE void Chip\_MBOX\_SetValue ( LPC\_MBOX\_T \* pMBOX, uint32\_t cpu\_id, uint32\_t mboxData )

Set data value in the mailbox based on the CPU ID.

**Parameters** 

рМВОХ	: Pointer to the mailbox register structure
cpu_id	: MAILBOX_CM0PLUS is M0+ or MAILBOX_CM4 is M4
mboxData	: data to send in the mailbox

### Returns

Nothing

# Note

Sets a data value to send via the MBOX to the other core.

Definition at line 96 of file mailbox\_5411x.h.

6.31.4.8 \_\_STATIC\_INLINE void Chip\_MBOX\_SetValueBits ( LPC\_MBOX\_T \* pMBOX, uint32\_t cpu\_id, uint32\_t mboxSetBits )

Set data bits in the mailbox based on the CPU ID.

### **Parameters**

рМВОХ	: Pointer to the mailbox register structure
cpu_id	: MAILBOX_CM0PLUS is M0+ or MAILBOX_CM4 is M4
mboxSetBits	: data bits to set in the mailbox

### Returns

Nothing

# Note

Sets data bits to send via the MBOX to the other core, A value of 0 will do nothing. Only sets bits selected with a 1 in it's bit position.

Definition at line 110 of file mailbox\_5411x.h.

# 6.32 CHIP: LPC5411X Micro Tick driver

# 6.32.1 Detailed Description

### **Data Structures**

• struct LPC\_UTICK\_T

Micro Tick register block structure.

### **Macros**

- #define UTICK\_CTRL\_REPEAT ((uint32\_t) 1UL << 31)
  - UTick register definitions.
- #define UTICK CTRL DELAY MASK ((uint32 t) 0x7FFFFFFF)
- #define UTICK\_STATUS\_INTR ((uint32\_t) 1 << 0)</li>
- #define UTICK\_STATUS\_ACTIVE ((uint32\_t) 1 << 1)</li>
- #define UTICK\_STATUS\_MASK ((uint32\_t) 0x03)

# **Functions**

- \_\_STATIC\_INLINE void Chip\_UTICK\_Init (LPC\_UTICK\_T \*pUTICK)
  - Initialize the UTICK peripheral.
- \_\_STATIC\_INLINE void Chip\_UTICK\_Delnit (LPC\_UTICK\_T \*pUTICK)
  - De-initialize the UTICK peripheral.
- \_\_STATIC\_INLINE void Chip\_UTICK\_SetTick (LPC\_UTICK\_T \*pUTICK, uint32\_t tick\_value, bool repeat)
   Setup UTICK.
- \_\_STATIC\_INLINE void Chip\_UTICK\_SetDelayMs (LPC\_UTICK\_T \*pUTICK, uint32\_t delayMs, bool repeat)

  Setup UTICK for the passed delay (in mS)
- \_\_STATIC\_INLINE uint32\_t Chip\_UTICK\_GetTick (LPC\_UTICK\_T \*pUTICK)
  - Read UTICK Value.
- \_\_STATIC\_INLINE void Chip\_UTICK\_Halt (LPC\_UTICK\_T \*pUTICK)

Halt UTICK timer.

• \_\_STATIC\_INLINE uint32\_t Chip\_UTICK\_GetStatus (LPC\_UTICK\_T \*pUTICK)

Returns the status of UTICK.

\_\_STATIC\_INLINE void Chip\_UTICK\_ClearInterrupt (LPC\_UTICK\_T \*pUTICK)

Clears UTICK Interrupt flag.

# 6.32.2 Macro Definition Documentation

6.32.2.1 #define UTICK\_CTRL\_DELAY\_MASK ((uint32\_t) 0x7FFFFFFF)

UTick Delay Value Mask

Definition at line 58 of file utick 5411x.h.

6.32.2.2 #define UTICK\_CTRL\_REPEAT ((uint32\_t) 1UL << 31)

UTick register definitions.

UTick repeat delay bit

Definition at line 56 of file utick\_5411x.h.

6.32.2.3 #define UTICK\_STATUS\_ACTIVE ((uint32\_t) 1 << 1)

UTick Active Status bit

Definition at line 62 of file utick\_5411x.h.

6.32.2.4 #define UTICK\_STATUS\_INTR ((uint32\_t) 1 << 0)

UTick Interrupt Status bit

Definition at line 60 of file utick\_5411x.h.

6.32.2.5 #define UTICK\_STATUS\_MASK ((uint32\_t) 0x03)

UTick Status Register Mask

Definition at line 64 of file utick\_5411x.h.

6.32.3 Function Documentation

6.32.3.1 \_\_STATIC\_INLINE void Chip\_UTICK\_ClearInterrupt ( LPC\_UTICK\_T \* pUTICK )

Clears UTICK Interrupt flag.

**Parameters** 

pUTICK : The base address of UTICK block

Returns

Nothing

Definition at line 161 of file utick\_5411x.h.

6.32.3.2 \_\_STATIC\_INLINE void Chip\_UTICK\_Delnit ( LPC\_UTICK\_T \* pUTICK )

De-initialize the UTICK peripheral.

**Parameters** 

pUTICK : UTICK peripheral selected

Returns

Nothing

Definition at line 82 of file utick\_5411x.h.

6.32.3.3 \_\_STATIC\_INLINE uint32\_t Chip\_UTICK\_GetStatus ( LPC\_UTICK\_T \* pUTICK )

Returns the status of UTICK.

**Parameters** 

pUTICK : The base address of UTICK block

Returns

Micro tick timer status register value

Definition at line 151 of file utick\_5411x.h.

6.32.3.4 \_\_STATIC\_INLINE uint32\_t Chip\_UTICK\_GetTick ( LPC\_UTICK\_T \* pUTICK )

Read UTICK Value.

**Parameters** 

pUTICK: The base address of UTICK block

Returns

Current tick value

Definition at line 131 of file utick 5411x.h.

6.32.3.5 \_\_STATIC\_INLINE void Chip\_UTICK\_Halt ( LPC\_UTICK\_T \* pUTICK )

Halt UTICK timer.

**Parameters** 

pUTICK : The base address of UTICK block

Returns

Nothing

Definition at line 141 of file utick\_5411x.h.

 $\textbf{6.32.3.6} \qquad \_\texttt{STATIC\_INLINE} \ void \ \textbf{Chip\_UTICK\_Init} \ ( \ \ \textbf{LPC\_UTICK\_T} * \textit{pUTICK} \ )$ 

Initialize the UTICK peripheral.

**Parameters** 

pUTICK : UTICK peripheral selected

Returns

Nothing

Definition at line 71 of file utick 5411x.h.

6.32.3.7 \_\_STATIC\_INLINE void Chip\_UTICK\_SetDelayMs ( LPC\_UTICK\_T \* pUTICK, uint32\_t delayMs, bool repeat )

Setup UTICK for the passed delay (in mS)

# **Parameters**

	pUTICK	: The base address of UTICK block
	delayMs	: Delay value in mS (Maximum is 1000mS)
ſ	repeat	: If true then delay repeats continuously else it is one time

# Returns

Nothing

# Note

The WDT oscillator runs at about 500KHz, so delays in uS won't be too accurate.

Definition at line 112 of file utick\_5411x.h.

6.32.3.8 \_\_STATIC\_INLINE void Chip\_UTICK\_SetTick ( LPC\_UTICK\_T \* pUTICK, uint32\_t tick\_value, bool repeat )

# Setup UTICK.

# **Parameters**

pUTICK	: The base address of UTICK block
tick_value	: Tick value, should not exceed UTICK_CTRL_DELAY_MASK
repeat	: If true then delay repeats continuously else it is one time

# Returns

Nothing

Definition at line 94 of file utick\_5411x.h.

# 6.33 CHIP: LPC5411X Multi-Rate Timer driver

# 6.33.1 Detailed Description

### **Data Structures**

```
    struct LPC_MRT_CH_T
```

MRT register block structure.

struct LPC\_MRT\_T

MRT register block structure.

### **Macros**

```
• #define MRT_CHANNELS_NUM (4)
```

LPC5411X MRT chip configuration.

- #define MRT\_NO\_IDLE\_CHANNEL (0x40)
- #define MRT\_INTVAL\_IVALUE (0xFFFFFF) /\* Maximum interval load value and mask \*/

MRT register bit fields & masks.

- #define MRT INTVAL LOAD (0x8000000UL) /\* Force immediate load of timer interval register bit \*/
- #define MRT\_CTRL\_INTEN\_MASK (0x01)
- #define MRT\_CTRL\_MODE\_MASK (0x06)
- #define MRT STAT INTFLAG (0x01)
- #define MRT\_STAT\_RUNNING (0x02)
- #define LPC\_MRT\_CH0 ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[0])
- #define LPC\_MRT\_CH1 ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[1])
- #define LPC\_MRT\_CH2 ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[2])
- #define LPC\_MRT\_CH3 ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[3])
- #define LPC MRT CH(ch) ((LPC MRT CH T\*) &LPC MRT->CHANNEL[(ch)])
- #define MRT0 INTFLAG (1)
- #define MRT1\_INTFLAG (2)
- #define MRT2\_INTFLAG (4)
- #define MRT3 INTFLAG (8)
- #define MRTn\_INTFLAG(ch) (1 << (ch))</li>

### **Enumerations**

```
    enum MRT_MODE_T { MRT_MODE_REPEAT = (0 << 1), MRT_MODE_ONESHOT = (1 << 1) }</li>
    MRT Interrupt Modes enum.
```

# **Functions**

```
• __STATIC_INLINE void Chip_MRT_Init (void)
```

Initializes the MRT.

• \_\_STATIC\_INLINE void Chip\_MRT\_DeInit (void)

De-initializes the MRT Channel.

• \_\_STATIC\_INLINE LPC\_MRT\_CH\_T \* Chip\_MRT\_GetRegPtr (uint8\_t ch)

Returns a pointer to the register block for a MRT channel.

• \_\_STATIC\_INLINE uint32\_t Chip\_MRT\_GetInterval (LPC\_MRT\_CH\_T \*pMRT)

Returns the timer time interval value.

• \_\_STATIC\_INLINE void Chip\_MRT\_SetInterval (LPC\_MRT\_CH\_T \*pMRT, uint32\_t interval)

Sets the timer time interval value.

```
    __STATIC_INLINE uint32_t Chip_MRT_GetTimer (LPC_MRT_CH_T *pMRT)

         Returns the current timer value.

    STATIC INLINE bool Chip MRT GetEnabled (LPC MRT CH T*pMRT)

         Returns true if the timer is enabled.

    __STATIC_INLINE void Chip_MRT_SetEnabled (LPC_MRT_CH_T *pMRT)

         Enables the timer.

    STATIC INLINE void Chip MRT SetDisabled (LPC MRT CH T*pMRT)

         Disables the timer.

    __STATIC_INLINE MRT_MODE_T Chip_MRT_GetMode (LPC_MRT_CH_T *pMRT)

         Returns the timer mode (repeat or one-shot)

    __STATIC_INLINE void Chip_MRT_SetMode (LPC_MRT_CH_T *pMRT, MRT_MODE_T mode)

         Sets the timer mode (repeat or one-shot)

    __STATIC_INLINE bool Chip_MRT_IsRepeatMode (LPC_MRT_CH_T *pMRT)

         Check if the timer is configured in repeat mode.

    __STATIC_INLINE bool Chip_MRT_IsOneShotMode (LPC_MRT_CH_T *pMRT)

         Check if the timer is configured in one-shot mode.

    __STATIC_INLINE bool Chip_MRT_IntPending (LPC_MRT_CH_T *pMRT)

         Check if the timer has an interrupt pending.

    STATIC INLINE void Chip MRT IntClear (LPC MRT CH T*pMRT)

         Clears the pending interrupt (if any)

    STATIC INLINE bool Chip MRT Running (LPC MRT CH T*pMRT)

         Check if the timer is running.
    • __STATIC_INLINE uint8_t Chip_MRT_GetIdleChannel (void)
         Returns the IDLE channel value.

    STATIC INLINE uint8 t Chip MRT GetIdleChannelShifted (void)

         Returns the IDLE channel value.

    STATIC INLINE uint32 t Chip MRT GetIntPending (void)

         Returns the interrupt pending status for all MRT channels.

    STATIC INLINE bool Chip MRT GetIntPendingByChannel (uint8 t ch)

         Returns the interrupt pending status for a singel MRT channel.

    __STATIC_INLINE void Chip_MRT_ClearIntPending (uint32_t mask)

         Clears the interrupt pending status for one or more MRT channels.
6.33.2 Macro Definition Documentation
6.33.2.1 #define LPC_MRT_CH( ch ) ((LPC_MRT_CH_T *) &LPC_MRT->CHANNEL[(ch)])
Definition at line 99 of file mrt 5411x.h.
6.33.2.2 #define LPC_MRT_CH0 ((LPC_MRT_CH_T *) &LPC_MRT->CHANNEL[0])
Definition at line 95 of file mrt 5411x.h.
6.33.2.3 #define LPC_MRT_CH1 ((LPC_MRT_CH_T *) &LPC_MRT->CHANNEL[1])
Definition at line 96 of file mrt 5411x.h.
6.33.2.4 #define LPC_MRT_CH2 ((LPC_MRT_CH_T *) &LPC_MRT->CHANNEL[2])
Definition at line 97 of file mrt 5411x.h.
```

6.33.2.5 #define LPC\_MRT\_CH3 ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[3])

Definition at line 98 of file mrt\_5411x.h.

6.33.2.6 #define MRT0\_INTFLAG (1)

Definition at line 102 of file mrt 5411x.h.

6.33.2.7 #define MRT1\_INTFLAG (2)

Definition at line 103 of file mrt\_5411x.h.

6.33.2.8 #define MRT2\_INTFLAG (4)

Definition at line 104 of file mrt\_5411x.h.

6.33.2.9 #define MRT3\_INTFLAG (8)

Definition at line 105 of file mrt\_5411x.h.

6.33.2.10 #define MRT\_CHANNELS\_NUM (4)

LPC5411X MRT chip configuration.

Definition at line 47 of file mrt 5411x.h.

6.33.2.11 #define MRT\_CTRL\_INTEN\_MASK (0x01)

Definition at line 87 of file mrt\_5411x.h.

6.33.2.12 #define MRT\_CTRL\_MODE\_MASK (0x06)

Definition at line 88 of file mrt\_5411x.h.

6.33.2.13 #define MRT\_INTVAL\_IVALUE (0xFFFFFF) /\* Maximum interval load value and mask \*/

MRT register bit fields & masks.

Definition at line 83 of file mrt\_5411x.h.

6.33.2.14 #define MRT\_INTVAL\_LOAD (0x8000000UL) /\* Force immediate load of timer interval register bit \*/

Definition at line 84 of file mrt\_5411x.h.

6.33.2.15 #define MRT\_NO\_IDLE\_CHANNEL (0x40)

Definition at line 48 of file mrt\_5411x.h.

6.33.2.16 #define MRT\_STAT\_INTFLAG (0x01)

Definition at line 91 of file mrt\_5411x.h.

6.33.2.17 #define MRT\_STAT\_RUNNING (0x02)

Definition at line 92 of file mrt\_5411x.h.

6.33.2.18 #define MRTn\_INTFLAG( ch ) (1 << (ch))

Definition at line 106 of file mrt 5411x.h.

6.33.3 Enumeration Type Documentation

6.33.3.1 enum MRT MODE T

MRT Interrupt Modes enum.

**Enumerator** 

MRT\_MODE\_REPEAT MRT Repeat interrupt mode
MRT\_MODE\_ONESHOT MRT One-shot interrupt mode

Definition at line 74 of file mrt 5411x.h.

6.33.4 Function Documentation

6.33.4.1 \_\_STATIC\_INLINE void Chip\_MRT\_ClearIntPending ( uint32\_t mask )

Clears the interrupt pending status for one or more MRT channels.

**Parameters** 

```
mask : Channels to clear (bit 0 = MRT0, bit 1 = MRT1, etc.)
```

Returns

Nothing

Note

Use this function to clear multiple interrupt pending states in a single call via the IRQ\_FLAG register. Performs the same function for all MRT channels in a single call as the Chip\_MRT\_IntClear() does for a single channel.

Definition at line 327 of file mrt 5411x.h.

6.33.4.2 \_\_STATIC\_INLINE void Chip\_MRT\_Delnit ( void )

De-initializes the MRT Channel.

Returns

Nothing

Definition at line 125 of file mrt 5411x.h.

6.33.4.3 \_\_STATIC\_INLINE bool Chip\_MRT\_GetEnabled ( LPC MRT\_CH\_T \* pMRT\_)

Returns true if the timer is enabled.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

True if enabled, Flase if not enabled

Definition at line 182 of file mrt\_5411x.h.

6.33.4.4 \_\_STATIC\_INLINE uint8\_t Chip\_MRT\_GetIdleChannel ( void )

Returns the IDLE channel value.

Returns

IDLE channel value (unshifted in bits 7..4)

Definition at line 285 of file mrt\_5411x.h.

6.33.4.5 STATIC INLINE uint8 t Chip MRT GetIdleChannelShifted (void)

Returns the IDLE channel value.

Returns

IDLE channel value (shifted in bits 3..0)

Definition at line 294 of file mrt\_5411x.h.

6.33.4.6 \_\_STATIC\_INLINE uint32\_t Chip\_MRT\_GetInterval ( LPC\_MRT\_CH\_T \* pMRT )

Returns the timer time interval value.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

Timer time interval value (IVALUE)

Definition at line 146 of file mrt\_5411x.h.

 $6.33.4.7 \quad \_STATIC\_INLINE \ uint 32\_t \ Chip\_MRT\_GetInt Pending \left( \ void \ \right)$ 

Returns the interrupt pending status for all MRT channels.

Returns

IRQ pending channel bitfield(bit 0 = MRT0, bit 1 = MRT1, etc.)

Definition at line 303 of file mrt 5411x.h.

6.33.4.8 STATIC\_INLINE bool Chip\_MRT\_GetIntPendingByChannel ( uint8\_t ch )

Returns the interrupt pending status for a singel MRT channel.

**Parameters** 

ch : Channel to check pending interrupt status for

Returns

IRQ pending channel number

Definition at line 313 of file mrt\_5411x.h.

6.33.4.9 \_\_STATIC\_INLINE MRT MODE T Chip\_MRT\_GetMode ( LPC MRT CH T \* pMRT )

Returns the timer mode (repeat or one-shot)

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

The current timer mode

Definition at line 212 of file mrt\_5411x.h.

6.33.4.10 \_\_STATIC\_INLINE LPC MRT\_CH\_T\* Chip\_MRT\_GetRegPtr ( uint8\_t ch )

Returns a pointer to the register block for a MRT channel.

**Parameters** 

ch : MRT channel tog et register block for (0..3)

Returns

Pointer to the MRT register block for the channel

Definition at line 136 of file mrt\_5411x.h.

6.33.4.11 \_\_STATIC\_INLINE uint32\_t Chip\_MRT\_GetTimer ( LPC\_MRT\_CH\_T \* pMRT )

Returns the current timer value.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

The current timer value

Definition at line 172 of file mrt\_5411x.h.

6.33.4.12 \_\_STATIC\_INLINE void Chip\_MRT\_Init ( void )

Initializes the MRT.

Returns

Nothing

Definition at line 112 of file mrt\_5411x.h.

6.33.4.13 \_\_STATIC\_INLINE void Chip\_MRT\_IntClear ( LPC\_MRT\_CH\_T \* pMRT )

Clears the pending interrupt (if any)

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

Nothing

Definition at line 266 of file mrt\_5411x.h.

6.33.4.14 \_\_STATIC\_INLINE bool Chip\_MRT\_IntPending ( LPC\_MRT\_CH\_T \* pMRT )

Check if the timer has an interrupt pending.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

True if interrupt is pending, False if no interrupt is pending

Definition at line 256 of file mrt\_5411x.h.

6.33.4.15 \_\_STATIC\_INLINE bool Chip\_MRT\_IsOneShotMode ( LPC\_MRT\_CH\_T \* pMRT )

Check if the timer is configured in one-shot mode.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

True if in one-shot mode, False if in repeat mode

Definition at line 246 of file mrt 5411x.h.

6.33.4.16 \_\_STATIC\_INLINE bool Chip\_MRT\_IsRepeatMode ( LPC\_MRT\_CH\_T \* pMRT )

Check if the timer is configured in repeat mode.

**Parameters** 

pMRT : Pointer to selected MRT Channel

Returns

True if in repeat mode, False if in one-shot mode

Definition at line 236 of file mrt 5411x.h.

6.33.4.17 \_\_STATIC\_INLINE bool Chip\_MRT\_Running ( LPC\_MRT\_CH\_T \* pMRT )

Check if the timer is running.

### **Parameters**

pMRT : Pointer to selected MRT Channel

# Returns

True if running, False if stopped

Definition at line 276 of file mrt\_5411x.h.

6.33.4.18 \_\_STATIC\_INLINE void Chip\_MRT\_SetDisabled ( LPC\_MRT\_CH\_T \* pMRT )

Disables the timer.

**Parameters** 

pMRT	: Pointer to selected MRT Channel

### Returns

Nothing

Definition at line 202 of file mrt 5411x.h.

6.33.4.19 \_\_STATIC\_INLINE void Chip\_MRT\_SetEnabled ( LPC\_MRT\_CH\_T \* pMRT )

Enables the timer.

**Parameters** 

_		
	pMRT	: Pointer to selected MRT Channel

### Returns

Nothing

Definition at line 192 of file mrt\_5411x.h.

6.33.4.20 \_\_STATIC\_INLINE void Chip\_MRT\_SetInterval ( LPC\_MRT\_CH\_T \* pMRT, uint32\_t interval )

Sets the timer time interval value.

# **Parameters**

pMRT	: Pointer to selected MRT Channel
interval	: The interval timeout (31-bits)

# Returns

Nothing

### Note

Setting bit 31 in timer time interval register causes the time interval value to load immediately, otherwise the time interval value will be loaded in next timer cycle.

Example: Chip\_MRT\_SetInterval(pMRT, 0x500 | MRT\_INTVAL\_LOAD); // Will load timer interval immediately Example: Chip\_MRT\_SetInterval(pMRT, 0x500); // Will load timer interval after internal expires

Definition at line 162 of file mrt\_5411x.h.

 $6.33.4.21 \quad \_{\tt STATIC\_INLINE\ void\ Chip\_MRT\_SetMode\ (\ LPC\_MRT\_CH\_T*pMRT\_MRT\_MODE\_T\ mode\ )}$ 

Sets the timer mode (repeat or one-shot)

## **Parameters**

pMRT	: Pointer to selected MRT Channel
mode	: Timer mode

# Returns

Nothing

Definition at line 223 of file mrt\_5411x.h.

## 6.34 CHIP: LPC5411X PLL Driver

## 6.34.1 Detailed Description

The PLL in the LPC5411x is flexible, but can be complex to use. This driver provides functions to help setup and use the PLL in it's various supported modes.

This driver does not alter PLL clock source or system clocks outside the PLL (like the main clock source) that may be referenced from the PLL. It may optionally setup system voltages, wait for PLL lock, and power cycle the PLL during setup based on setup flags.

The driver works by first generating a PLL setup structure from a desired PLL configuration structure. The PLL setup structure is then passed to the PLL setup function to setup the PLL. In a user spplication, the PLL setup structure can be pre-populated with PLL setup data to avoid using the PLL configuration structure (or multiple PLL setup structures can be used to more dynamically control PLL output rate).

#### How to use this driver

```
// Setup PLL configuration
PLL_CONFIG_T pllConfig = {
 75000000, // desiredRate = 75MHz
       // InputRate = OHz (not used)
      \ensuremath{//} No flags, function will determine best setup to get closest rate
0
};
// Get closest PLL setup to get the desired configuration
PLL_SETUP_T pllSetup;
uint32_t actualPllRate;
PLL_ERROR_T pllError;
pllError = Chip_Clock_SetupPLLData(&pllConfig, &pllSetup, &actualPllRate);
if (pllError != PLL_ERROR_SUCCESS) {
printf("PLL setup error #%x\r\n", (uint32_t) pllError);
while (1);
else {
printf("PLL config successful, actual config rate = %uHz\r\n", actualPllRate);
// Make sure main system clock is not using PLL, as the PLL setup
// function will power off and optionally power on the PLL
Chip_Clock_SetMainClockSource(SYSCON_MAINCLKSRC_IRC);
// Setup PLL source
Chip_Clock_SetSystemPLLSource(SYSCON_PLLCLKSRC_IRC);
// Now to apply the configuration to the PLL
pllSetup.flags = PLL_SETUPFLAG_WAITLOCK;
Chip_Clock_SetupSystemPLLPrec(&pllSetup);
// Switch main system clock to PLL
Chip_Clock_SetMainClockSource(SYSCON_MAINCLKSRC_PLLOUT);
```

### **Data Structures**

struct PLL CONFIG T

PLL configuration structure This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

struct PLL\_SETUP\_T

PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

#### **Macros**

#define PLL CONFIGFLAG USEINRATE (1 << 0)</li>

PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.

- #define PLL CONFIGFLAG FORCENOFRACT (1 << 2)</li>
- #define PLL\_SETUPFLAG\_POWERUP (1 << 0)</li>

PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.

- #define PLL\_SETUPFLAG\_WAITLOCK (1 << 1)</li>
- #define PLL SETUPFLAG ADGVOLT (1 << 2)</li>

## **Enumerations**

```
    enum CHIP_SYSCON_PLLCLKSRC_T {
        SYSCON_PLLCLKSRC_FRO12MHZ = 0, SYSCON_PLLCLKSRC_CLKIN, SYSCON_PLLCLKSRC_WD
        T, SYSCON_PLLCLKSRC_RTC,
        SYSCON_PLLCLKSRC_DISABLED = 7 }
```

enum SS PROGMODFM T {

```
SS_MF_512 = (0 << 20), SS_MF_384 = (1 << 20), SS_MF_256 = (2 << 20), SS_MF_128 = (3 << 20), SS_MF_64 = (4 << 20), SS_MF_32 = (5 << 20), SS_MF_24 = (6 << 20), SS_MF_16 = (7 << 20) }
```

PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the SYSPLLSSCTRL1 register in the UM.

• enum SS PROGMODDP T {

```
SS_MR_K0 = (0 << 23), SS_MR_K1 = (1 << 23), SS_MR_K1_5 = (2 << 23), SS_MR_K2 = (3 << 23), SS_MR_K3 = (4 << 23), SS_MR_K4 = (5 << 23), SS_MR_K6 = (6 << 23), SS_MR_K8 = (7 << 23) }
```

PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the SYSPLLSSCTRL1 register in the UM.

• enum SS\_MODWVCTRL\_T { SS\_MC\_NOC = (0 << 26), SS\_MC\_RECC = (2 << 26), SS\_MC\_MAXC = (3 << 26) }

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the SYSPLLSSCTRL1 register in the UM. Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

enum PLL\_ERROR\_T {
 PLL\_ERROR\_SUCCESS = 0, PLL\_ERROR\_OUTPUT\_TOO\_LOW, PLL\_ERROR\_OUTPUT\_TOO\_HIGH,
 PLL\_ERROR\_INPUT\_TOO\_LOW,
 PLL\_ERROR\_INPUT\_TOO\_HIGH, PLL\_ERROR\_OUTSIDE\_INTLIMIT }

PLL status definitions.

#### **Functions**

- \_\_STATIC\_INLINE void Chip\_Clock\_SetSystemPLLSource (CHIP\_SYSCON\_PLLCLKSRC\_T src)
   Set System PLL clock source.
- uint32\_t Chip\_Clock\_GetSystemPLLInClockRate (void)

Return System PLL input clock rate.

uint32\_t Chip\_Clock\_GetSystemPLLOutClockRate (bool recompute)

Return System PLL output clock rate.

void Chip\_Clock\_SetBypassPLL (bool bypass)

Enables and disables PLL bypass mode.

\_\_STATIC\_INLINE bool Chip\_Clock\_IsSystemPLLLocked (void)

Check if PLL is locked or not.

• uint32\_t Chip\_Clock\_GetStoredPLLClockRate (void)

Get the rate of pll from the stored value.

void Chip\_Clock\_SetStoredPLLClockRate (uint32\_t rate)

Store the current PLL rate.

uint32 t Chip Clock GetSystemPLLOutFromSetup (PLL SETUP T\*pSetup)

Return System PLL output clock rate from setup structure.

PLL\_ERROR\_T Chip\_Clock\_SetupPLLData (PLL\_CONFIG\_T \*pControl, PLL\_SETUP\_T \*pSetup)

Set PLL output based on the passed PLL setup data.

PLL\_ERROR\_T Chip\_Clock\_SetupSystemPLLPrec (PLL\_SETUP\_T \*pSetup)

Set PLL output from PLL setup structure (precise frequency)

PLL\_ERROR\_T Chip\_Clock\_SetPLLFreq (const PLL\_SETUP\_T \*pSetup)

Set PLL output from PLL setup structure (precise frequency)

void Chip\_Clock\_SetupSystemPLL (uint32\_t multiply\_by, uint32\_t input\_freq)

Set PLL output based on the multiplier and input frequency.

#### 6.34.2 Macro Definition Documentation

```
6.34.2.1 #define PLL_CONFIGFLAG_FORCENOFRACT (1 << 2)
```

Force non-fractional output mode, PLL output will not use the fractional, automatic bandwidth, or SS hardware Definition at line 180 of file pll\_5411x.h.

```
6.34.2.2 #define PLL_CONFIGFLAG_USEINRATE (1 << 0)
```

PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.

When the PLL\_CONFIGFLAG\_USEINRATE flag is selected, the 'InputRate' field in the configuration structure must be assigned with the expected PLL frequency. If the PLL\_CONFIGFLAG\_USEINRATE is not used, 'InputRate' is ignored in the configuration function and the driver will determine the PLL rate from the currently selected PLL source. This flag might be used to configure the PLL input clock more accurately when using the WDT oscillator or a more dyanmic CLKIN source.

When the PLL\_CONFIGFLAG\_FORCENOFRACT flag is selected, the PLL hardware for the automatic bandwidth selection, Spread Spectrum (SS) support, and fractional M-divider are not used.

Flag to use InputRate in PLL configuration structure for setup

Definition at line 179 of file pll\_5411x.h.

```
6.34.2.3 #define PLL_SETUPFLAG_ADGVOLT (1 << 2)
```

Optimize system voltage for the new PLL rate

Definition at line 241 of file pll\_5411x.h.

```
6.34.2.4 #define PLL_SETUPFLAG_POWERUP (1 << 0)
```

PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.

Setup will power on the PLL after setup

Definition at line 239 of file pll\_5411x.h.

6.34.2.5 #define PLL\_SETUPFLAG\_WAITLOCK (1 << 1)

Setup will wait for PLL lock, implies the PLL will be pwoered on

Definition at line 240 of file pll\_5411x.h.

## 6.34.3 Enumeration Type Documentation

6.34.3.1 enum CHIP SYSCON PLLCLKSRC T

Clock sources for system PLLs

### **Enumerator**

SYSCON\_PLLCLKSRC\_FRO12MHZ 12MHz FRO
SYSCON\_PLLCLKSRC\_CLKIN External clock input pin
SYSCON\_PLLCLKSRC\_WDT Watchdog oscillator
SYSCON\_PLLCLKSRC\_RTC RTC 32KHz oscillator
SYSCON\_PLLCLKSRC\_DISABLED PLL input clock is disabled

Definition at line 100 of file pll 5411x.h.

6.34.3.2 enum PLL\_ERROR\_T

PLL status definitions.

## Enumerator

PLL\_ERROR\_SUCCESS PLL operation was successful
PLL\_ERROR\_OUTPUT\_TOO\_LOW PLL output rate request was too low
PLL\_ERROR\_OUTPUT\_TOO\_HIGH PLL output rate request was too high
PLL\_ERROR\_INPUT\_TOO\_LOW PLL input rate is too low
PLL\_ERROR\_INPUT\_TOO\_HIGH PLL input rate is too high
PLL\_ERROR\_OUTSIDE\_INTLIMIT Requested output rate isn't possible

Definition at line 261 of file pll\_5411x.h.

6.34.3.3 enum SS\_MODWVCTRL\_T

PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the SYSPLLSSCTRL1 register in the UM.

Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat frequency spectrum.

## **Enumerator**

SS\_MC\_NOC no compensation

SS\_MC\_RECC recommended setting

SS\_MC\_MAXC max. compensation

Definition at line 215 of file pll\_5411x.h.

## 6.34.3.4 enum SS\_PROGMODDP\_T

PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the SYSPLLSSCTRL1 register in the UM.

#### **Enumerator**

```
SS_MR_K0  k = 0 (no spread spectrum)
SS_MR_K1  k = 1
SS_MR_K1_5  k = 1.5
SS_MR_K2  k = 2
SS_MR_K3  k = 3
SS_MR_K4  k = 4
SS_MR_K6  k = 6
SS_MR_K8  k = 8
```

Definition at line 199 of file pll\_5411x.h.

## 6.34.3.5 enum SS\_PROGMODFM\_T

PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the SYSPLLSSCTRL1 register in the UM.

#### Enumerator

```
SS_MF_512 Nss = 512 (fm 3.9 - 7.8 kHz)

SS_MF_384 Nss = 384 (fm 5.2 - 10.4 kHz)

SS_MF_256 Nss = 256 (fm 7.8 - 15.6 kHz)

SS_MF_128 Nss = 128 (fm 15.6 - 31.3 kHz)

SS_MF_64 Nss = 64 (fm 32.3 - 64.5 kHz)

SS_MF_32 Nss = 32 (fm 62.5- 125 kHz)

SS_MF_24 Nss = 24 (fm 83.3- 166.6 kHz)

SS_MF_16 Nss = 16 (fm 125- 250 kHz)
```

Definition at line 185 of file pll\_5411x.h.

## 6.34.4 Function Documentation

```
6.34.4.1 uint32_t Chip_Clock_GetStoredPLLClockRate ( void )
```

Get the rate of pll from the stored value.

## Returns

Current rate of the PLL from the storage

Definition at line 726 of file pll\_5411x.c.

```
6.34.4.2 uint32_t Chip_Clock_GetSystemPLLInClockRate (void)
```

Return System PLL input clock rate.

## Returns

System PLL input clock rate

Definition at line 653 of file pll\_5411x.c.

6.34.4.3 uint32\_t Chip\_Clock\_GetSystemPLLOutClockRate ( bool recompute )

Return System PLL output clock rate.

**Parameters** 

recompute : Forces a PLL rate recomputation if true

Returns

System PLL output clock rate

Note

The PLL rate is cached in the driver in a variable as the rate computation function can take some time to perform. It is recommended to use 'false' with the 'recompute' parameter.

Definition at line 738 of file pll\_5411x.c.

6.34.4.4 uint32\_t Chip\_Clock\_GetSystemPLLOutFromSetup ( PLL\_SETUP\_T \* pSetup )

Return System PLL output clock rate from setup structure.

**Parameters** 

pSetup : Pointer to a PLL setup structure

Returns

System PLL output clock rate the setup structure will generate

Definition at line 683 of file pll\_5411x.c.

6.34.4.5 \_\_STATIC\_INLINE bool Chip\_Clock\_IsSystemPLLLocked ( void )

Check if PLL is locked or not.

Returns

true if the PLL is locked, false if not locked

Definition at line 146 of file pll\_5411x.h.

6.34.4.6 void Chip\_Clock\_SetBypassPLL ( bool bypass )

Enables and disables PLL bypass mode.

bypass: true to bypass PLL (PLL output = PLL input, false to disable bypass

Returns

System PLL output clock rate

Definition at line 759 of file pll\_5411x.c.

6.34.4.7 PLL\_ERROR\_T Chip\_Clock\_SetPLLFreq ( const PLL\_SETUP\_T \* pSetup )

Set PLL output from PLL setup structure (precise frequency)

**Parameters** 

pSetup : Pointer to populated PLL setup structure

Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

Definition at line 835 of file pll 5411x.c.

6.34.4.8 void Chip\_Clock\_SetStoredPLLClockRate ( uint32\_t rate )

Store the current PLL rate.

**Parameters** 

rate Current rate of the PLL

Returns

Nothing

Definition at line 732 of file pll\_5411x.c.

6.34.4.9 \_\_STATIC\_INLINE void Chip\_Clock\_SetSystemPLLSource ( CHIP\_SYSCON\_PLLCLKSRC\_T src )

Set System PLL clock source.

**Parameters** 

src : Clock source for system PLL

Returns

Nothing

Note

The PLL should be pwoered down prior to changing the source.

Definition at line 114 of file pll\_5411x.h.

6.34.4.10 PLL\_ERROR\_T Chip\_Clock\_SetupPLLData ( PLL\_CONFIG\_T \* pControl, PLL\_SETUP\_T \* pSetup )

Set PLL output based on the passed PLL setup data.

### **Parameters**

pControl	: Pointer to populated PLL control structure to generate setup with
pSetup	: Pointer to PLL setup structure to be filled

## Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

#### Note

Actual frequency for setup may vary from the desired frequency based on the accuracy of input clocks, rounding, non-fractional PLL mode, etc.

Definition at line 770 of file pll\_5411x.c.

6.34.4.11 void Chip\_Clock\_SetupSystemPLL ( uint32\_t multiply\_by, uint32\_t input\_freq )

Set PLL output based on the multiplier and input frequency.

#### **Parameters**

multiply_by	: multiplier
input_freq	: Clock input frequency of the PLL

#### Returns

Nothing

### Note

Unlike the Chip\_Clock\_SetupSystemPLLPrec() function, this function does not disable or enable PLL power, wait for PLL lock, or adjust system voltages. These must be done in the application. The function will not alter any source clocks (ie, main systen clock) that may use the PLL, so these should be setup prior to and after exiting the function.

Definition at line 866 of file pll 5411x.c.

6.34.4.12 PLL ERROR T Chip\_Clock\_SetupSystemPLLPrec ( PLL SETUP T \* pSetup )

Set PLL output from PLL setup structure (precise frequency)

## **Parameters**

pSetup	: Pointer to populated PLL setup structure

### Returns

PLL\_ERROR\_SUCCESS on success, or PLL setup error code

#### Note

This function will power off the PLL, setup the PLL with the new setup data, and then optionally powerup the PLL, wait for PLL lock, and adjust system voltages to the new PLL rate. The function will not alter any source clocks (ie, main system clock) that may use the PLL, so these should be setup prior to and after exiting the function.

Definition at line 799 of file pll\_5411x.c.

# 6.35 CHIP: LPC5411X Peripheral addresses and register set declarations

## 6.35.1 Detailed Description

#### **Macros**

- #define LPC FLASHMEM BASE 0x0000000UL
- #define LPC SRAMX BASE 0x04000000UL
- #define LPC SRAM0 BASE 0x20000000UL
- #define LPC SRAM1 BASE 0x20010000UL
- #define LPC SRAM2 BASE 0x20018000UL
- #define LPC\_ROM\_BASE 0x03000000UL
- #define LPC SYSCON BASE 0x40000000UL
- #define LPC IOCON BASE 0x40001000UL
- #define LPC GPIO GROUPINTO BASE 0x40002000UL
- #define LPC GPIO GROUPINT1 BASE 0x40003000UL
- #define LPC\_PIN\_INT\_BASE 0x40004000UL
- #define LPC INMUX BASE 0x40005000UL
- #define LPC TIMER0 BASE 0x40008000UL
- #define LPC TIMER1 BASE 0x40009000UL
- #define LPC WWDT BASE 0x4000C000UL
- #define LPC MRT BASE 0x4000D000UL
- #domino Er O\_IVITT\_B/TOE 0X1000B0000E
- #define LPC\_UTICK\_BASE 0x4000E000UL
- #define LPC\_PMU\_BASE 0x40020000UL
- #define LPC TIMER2 BASE 0x40028000UL
- #define LPC RTC BASE 0x4002C000UL
- #define LPC\_FMC\_BASE 0x40034000UL
- #define LPC\_ASYNC\_SYSCON\_BASE 0x40040000UL
- #define LPC\_TIMER3\_BASE 0x40048000UL
- #define LPC\_TIMER4\_BASE 0x40049000UL
- #define LPC\_SPIFI\_BASE 0x40080000UL
- #define LPC\_DMA\_BASE 0x40082000UL
- #define LPC\_USB\_BASE 0x40084000UL
- #define LPC SCT BASE 0x40085000UL
- #define LPC\_FLEXCOMM0\_BASE 0x40086000UL
- #define LPC\_FLEXCOMM1\_BASE 0x40087000UL
- #define LPC\_FLEXCOMM2\_BASE 0x40088000UL
- #define LPC\_FLEXCOMM3\_BASE 0x40089000UL
- #define LPC\_FLEXCOMM4\_BASE 0x4008A000UL
- #define LPC MBOX BASE 0x4008B000UL
- #define LPC GPIO PORT BASE 0x4008C000UL
- #define LPC DMIC BASE 0x40090000UL
- #define LPC CRC BASE 0x40095000UL
- #define LPC\_FLEXCOMM5\_BASE 0x40096000UL
- #define LPC\_FLEXCOMM6\_BASE 0x40097000UL
- #define LPC\_FLEXCOMM7\_BASE 0x40098000UL
- #define LPC\_ISPAP\_BASE 0x4009C000UL
- #define LPC\_ADC\_BASE 0x400A0000UL
- #define LPC\_GPIO ((LPC\_GPIO\_T \*) LPC\_GPIO\_PORT\_BASE)
- #define LPC\_DMA ((LPC\_DMA\_T \*) LPC\_DMA\_BASE)
- #define LPC CRC ((LPC CRC T\*) LPC CRC BASE)
- #define LPC\_SCT ((LPC\_SCT\_T \*) LPC\_SCT\_BASE)
- #define LPC MBOX ((LPC MBOX T\*) LPC MBOX BASE)
- #define LPC\_ADC ((LPC\_ADC\_T \*) LPC\_ADC\_BASE)

```
• #define LPC_PMU ((LPC_PMU_T *) LPC_PMU_BASE)
```

- #define LPC\_DMIC ((LPC\_DMIC\_T \*) LPC\_DMIC\_BASE)
- #define LPC USB ((LPC USB T\*) LPC USB BASE)
- #define LPC\_SYSCON ((LPC\_SYSCON\_T \*) LPC\_SYSCON\_BASE)
- #define LPC\_TIMER2 ((LPC\_TIMER\_T \*) LPC\_TIMER2\_BASE)
- #define LPC\_TIMER3 ((LPC\_TIMER\_T \*) LPC\_TIMER3\_BASE)
- #define LPC\_TIMER4 ((LPC\_TIMER\_T \*) LPC\_TIMER4\_BASE)
- #define LPC\_GINT ((LPC\_GPIOGROUPINT\_T \*) LPC\_GPIO\_GROUPINT0\_BASE)
- #define LPC\_PININT ((LPC\_PIN\_INT\_T \*) LPC\_PIN\_INT\_BASE)
- #define LPC IOCON ((LPC IOCON T\*) LPC IOCON BASE)
- #define LPC\_UTICK ((LPC\_UTICK\_T \*) LPC\_UTICK\_BASE)
- #define LPC\_WWDT ((LPC\_WWDT\_T \*) LPC\_WWDT\_BASE)
- #define LPC\_RTC ((LPC\_RTC\_T \*) LPC\_RTC\_BASE)
- #define LPC ASYNC SYSCON ((LPC ASYNC SYSCON T\*) LPC ASYNC SYSCON BASE)
- #define LPC\_TIMER0 ((LPC\_TIMER\_T \*) LPC\_TIMER0\_BASE)
- #define LPC\_TIMER1 ((LPC\_TIMER\_T \*) LPC\_TIMER1\_BASE)
- #define LPC\_INMUX ((LPC\_INMUX\_T \*) LPC\_INMUX\_BASE)
- #define LPC MRT ((LPC MRT T\*) LPC MRT BASE)

## 6.35.2 Macro Definition Documentation

6.35.2.1 #define LPC\_ADC ((LPC\_ADC\_T \*) LPC\_ADC\_BASE)

Definition at line 130 of file chip.h.

6.35.2.2 #define LPC\_ADC\_BASE 0x400A0000UL

Definition at line 120 of file chip.h.

6.35.2.3 #define LPC\_ASYNC\_SYSCON ((LPC\_ASYNC\_SYSCON\_T\*) LPC\_ASYNC\_SYSCON\_BASE)

Definition at line 148 of file chip.h.

6.35.2.4 #define LPC\_ASYNC\_SYSCON\_BASE 0x40040000UL

Definition at line 98 of file chip.h.

6.35.2.5 #define LPC\_CRC ((LPC\_CRC\_T \*) LPC\_CRC\_BASE)

Definition at line 127 of file chip.h.

6.35.2.6 #define LPC\_CRC\_BASE 0x40095000UL

Definition at line 115 of file chip.h.

6.35.2.7 #define LPC\_DMA ((LPC\_DMA\_T \*) LPC\_DMA\_BASE)

Definition at line 126 of file chip.h.

6.35.2.8 #define LPC\_DMA\_BASE 0x40082000UL

Definition at line 104 of file chip.h.

6.35.2.9 #define LPC\_DMIC ((LPC\_DMIC\_T \*) LPC\_DMIC\_BASE)

Definition at line 132 of file chip.h.

6.35.2.10 #define LPC\_DMIC\_BASE 0x40090000UL

Definition at line 114 of file chip.h.

6.35.2.11 #define LPC\_FLASHMEM\_BASE 0x00000000UL

Definition at line 71 of file chip.h.

6.35.2.12 #define LPC\_FLEXCOMM0\_BASE 0x40086000UL

Definition at line 107 of file chip.h.

6.35.2.13 #define LPC\_FLEXCOMM1\_BASE 0x40087000UL

Definition at line 108 of file chip.h.

6.35.2.14 #define LPC\_FLEXCOMM2\_BASE 0x40088000UL

Definition at line 109 of file chip.h.

6.35.2.15 #define LPC\_FLEXCOMM3\_BASE 0x40089000UL

Definition at line 110 of file chip.h.

6.35.2.16 #define LPC\_FLEXCOMM4\_BASE 0x4008A000UL

Definition at line 111 of file chip.h.

6.35.2.17 #define LPC\_FLEXCOMM5\_BASE 0x40096000UL

Definition at line 116 of file chip.h.

6.35.2.18 #define LPC\_FLEXCOMM6\_BASE 0x40097000UL

Definition at line 117 of file chip.h.

6.35.2.19 #define LPC\_FLEXCOMM7\_BASE 0x40098000UL

Definition at line 118 of file chip.h.

6.35.2.20 #define LPC\_FMC\_BASE 0x40034000UL

Definition at line 95 of file chip.h.

6.35.2.21 #define LPC\_GINT ((LPC\_GPIOGROUPINT\_T \*) LPC\_GPIO\_GROUPINTO\_BASE)

Definition at line 140 of file chip.h.

6.35.2.22 #define LPC\_GPIO ((LPC\_GPIO\_T \*) LPC\_GPIO\_PORT\_BASE)

Definition at line 125 of file chip.h.

6.35.2.23 #define LPC\_GPIO\_GROUPINTO\_BASE 0x40002000UL

Definition at line 81 of file chip.h.

6.35.2.24 #define LPC\_GPIO\_GROUPINT1\_BASE 0x40003000UL

Definition at line 82 of file chip.h.

6.35.2.25 #define LPC\_GPIO\_PORT\_BASE 0x4008C000UL

Definition at line 113 of file chip.h.

6.35.2.26 #define LPC\_INMUX ((LPC\_INMUX\_T \*) LPC\_INMUX\_BASE)

Definition at line 151 of file chip.h.

6.35.2.27 #define LPC\_INMUX\_BASE 0x40005000UL

Definition at line 84 of file chip.h.

6.35.2.28 #define LPC\_IOCON ((LPC\_IOCON\_T \*) LPC\_IOCON\_BASE)

Definition at line 142 of file chip.h.

6.35.2.29 #define LPC\_IOCON\_BASE 0x40001000UL

Definition at line 80 of file chip.h.

6.35.2.30 #define LPC\_ISPAP\_BASE 0x4009C000UL

Definition at line 119 of file chip.h.

6.35.2.31 #define LPC\_MBOX ((LPC\_MBOX\_T \*) LPC\_MBOX\_BASE)

Definition at line 129 of file chip.h.

6.35.2.32 #define LPC\_MBOX\_BASE 0x4008B000UL

Definition at line 112 of file chip.h.

6.35.2.33 #define LPC\_MRT ((LPC\_MRT\_T \*) LPC\_MRT\_BASE)

Definition at line 152 of file chip.h.

6.35.2.34 #define LPC\_MRT\_BASE 0x4000D000UL

Definition at line 88 of file chip.h.

6.35.2.35 #define LPC\_PIN\_INT\_BASE 0x40004000UL

Definition at line 83 of file chip.h.

6.35.2.36 #define LPC\_PININT ((LPC\_PIN\_INT\_T \*) LPC\_PIN\_INT\_BASE)

Definition at line 141 of file chip.h.

6.35.2.37 #define LPC\_PMU ((LPC\_PMU\_T \*) LPC\_PMU\_BASE)

Definition at line 131 of file chip.h.

6.35.2.38 #define LPC\_PMU\_BASE 0x40020000UL

Definition at line 92 of file chip.h.

6.35.2.39 #define LPC\_ROM\_BASE 0x03000000UL

Definition at line 76 of file chip.h.

6.35.2.40 #define LPC\_RTC ((LPC\_RTC\_T \*) LPC\_RTC\_BASE)

Definition at line 145 of file chip.h.

6.35.2.41 #define LPC\_RTC\_BASE 0x4002C000UL

Definition at line 94 of file chip.h.

6.35.2.42 #define LPC\_SCT ((LPC\_SCT\_T \*) LPC\_SCT\_BASE)

Definition at line 128 of file chip.h.

6.35.2.43 #define LPC\_SCT\_BASE 0x40085000UL

Definition at line 106 of file chip.h.

6.35.2.44 #define LPC\_SPIFI\_BASE 0x40080000UL

Definition at line 103 of file chip.h.

6.35.2.45 #define LPC\_SRAM0\_BASE 0x20000000UL

Definition at line 73 of file chip.h.

6.35.2.46 #define LPC\_SRAM1\_BASE 0x20010000UL

Definition at line 74 of file chip.h.

6.35.2.47 #define LPC SRAM2 BASE 0x20018000UL

Definition at line 75 of file chip.h.

6.35.2.48 #define LPC\_SRAMX\_BASE 0x04000000UL

Definition at line 72 of file chip.h.

6.35.2.49 #define LPC\_SYSCON ((LPC\_SYSCON\_T \*) LPC\_SYSCON\_BASE)

Definition at line 136 of file chip.h.

6.35.2.50 #define LPC\_SYSCON\_BASE 0x40000000UL

Definition at line 79 of file chip.h.

6.35.2.51 #define LPC\_TIMER0 ((LPC\_TIMER\_T \*) LPC\_TIMER0\_BASE)

Definition at line 149 of file chip.h.

6.35.2.52 #define LPC\_TIMER0\_BASE 0x40008000UL

Definition at line 85 of file chip.h.

6.35.2.53 #define LPC\_TIMER1 ((LPC\_TIMER\_T \*) LPC\_TIMER1\_BASE)

Definition at line 150 of file chip.h.

6.35.2.54 #define LPC\_TIMER1\_BASE 0x40009000UL

Definition at line 86 of file chip.h.

6.35.2.55 #define LPC\_TIMER2 ((LPC\_TIMER\_T \*) LPC\_TIMER2\_BASE)

Definition at line 137 of file chip.h.

6.35.2.56 #define LPC\_TIMER2\_BASE 0x40028000UL

Definition at line 93 of file chip.h.

6.35.2.57 #define LPC\_TIMER3 ((LPC\_TIMER\_T \*) LPC\_TIMER3\_BASE)

Definition at line 138 of file chip.h.

6.35.2.58 #define LPC\_TIMER3\_BASE 0x40048000UL

Definition at line 99 of file chip.h.

6.35.2.59 #define LPC\_TIMER4 ((LPC\_TIMER\_T \*) LPC\_TIMER4\_BASE)

Definition at line 139 of file chip.h.

6.35.2.60 #define LPC\_TIMER4\_BASE 0x40049000UL

Definition at line 100 of file chip.h.

6.35.2.61 #define LPC\_USB ((LPC\_USB\_T \*) LPC\_USB\_BASE)

Definition at line 133 of file chip.h.

6.35.2.62 #define LPC\_USB\_BASE 0x40084000UL

Definition at line 105 of file chip.h.

6.35.2.63 #define LPC\_UTICK ((LPC\_UTICK\_T \*) LPC\_UTICK\_BASE)

Definition at line 143 of file chip.h.

6.35.2.64 #define LPC\_UTICK\_BASE 0x4000E000UL

Definition at line 89 of file chip.h.

 $\textbf{6.35.2.65} \quad \texttt{\#define LPC\_WWDT} \, ((\textbf{LPC\_WWDT\_T} \, *) \, \textbf{LPC\_WWDT\_BASE})$ 

Definition at line 144 of file chip.h.

6.35.2.66 #define LPC\_WWDT\_BASE 0x4000C000UL

Definition at line 87 of file chip.h.

# 6.36 CHIP: LPC5411X Pin Interrupt and Pattern Match driver

## 6.36.1 Detailed Description

#### **Data Structures**

• struct LPC\_PIN\_INT\_T

LPC5411X Pin Interrupt and Pattern Match register block structure.

#### **Macros**

```
    #define PININT_ISEL_PMODE_MASK ((uint32_t) 0x00FF)
```

- #define PININT\_PMCTRL\_MASK ((uint32\_t) 0xFF000003)
- #define PININT PMCTRL PMATCH SEL (1 << 0)</li>
- #define PININT PMCTRL RXEV ENA (1 << 1)</li>
- #define PININT SRC BITSOURCE START 8
- #define PININT\_SRC\_BITSOURCE\_MASK 7
- #define PININT SRC BITCFG START 8
- #define PININT SRC BITCFG MASK 7
- #define PININTCH0 (1 << 0)
- #define PININTCH1 (1 << 1)</li>
- #define PININTCH2 (1 << 2)</li>
- #define PININTCH3 (1 << 3)</li>
- #define PININTCH4 (1 << 4)</li>
- #define PININTCH5 (1 << 5)
- #define PININTCH6 (1 << 6)
- #define PININTCH7 (1 << 7)</li>
- #define PININTCH(ch) (1 << (ch))</li>

## **Enumerations**

```
    enum Chip_PININT_SELECT_T {
        PININTSELECT0 = 0, PININTSELECT1 = 1, PININTSELECT2 = 2, PININTSELECT3 = 3,
        PININTSELECT4 = 4, PININTSELECT5 = 5, PININTSELECT6 = 6, PININTSELECT7 = 7 }

    enum Chip_PININT_BITSLICE_T {
            PININTBITSLICE0 = 0, PININTBITSLICE1 = 1, PININTBITSLICE2 = 2, PININTBITSLICE3 = 3,
            PININTBITSLICE4 = 4, PININTBITSLICE5 = 5, PININTBITSLICE6 = 6, PININTBITSLICE7 = 7 }

    enum Chip_PININT_BITSLICE_CFG_T {
            PININT_PATTERNCONST1 = 0x0, PININT_PATTERNRISING = 0x1, PININT_PATTERNFALLING = 0x2,
            PININT_PATTERNRISINGORFALLING = 0x3,
            PININT_PATTERNHIGH = 0x4, PININT_PATTERNLOW = 0x5, PININT_PATTERNCONST0 = 0x6, PININ←
            T_PATTERNEVENT = 0x7 }
```

## **Functions**

```
    __STATIC_INLINE void Chip_PININT_Init (LPC_PIN_INT_T *pPININT)
        Initialize Pin interrupt block.
    __STATIC_INLINE void Chip_PININT_DeInit (LPC_PIN_INT_T *pPININT)
        De-Initialize Pin interrupt block.
    __STATIC_INLINE void Chip_PININT_SetPinModeEdge (LPC_PIN_INT_T *pPININT, uint32_t pins)
        Configure the pins as edge sensitive in Pin interrupt block.
    __STATIC_INLINE void Chip_PININT_SetPinModeLevel (LPC_PIN_INT_T *pPININT, uint32_t pins)
```

```
Configure the pins as level sensitive in Pin interrupt block.

    __STATIC_INLINE uint32_t Chip_PININT_GetPinMode (LPC_PIN_INT_T *pPININT)

          Return current PININT edge or level sensitive interrupt selection state.

    __STATIC_INLINE uint32_t Chip_PININT_GetHighEnabled (LPC_PIN_INT_T *pPININT)

          Return current PININT rising edge or level interrupt enable state.

    __STATIC_INLINE void Chip_PININT_EnableIntHigh (LPC_PIN_INT_T *pPININT, uint32_t pins)

          Enable rising edge/level PININT interrupts for pins.

    __STATIC_INLINE void Chip_PININT_DisableIntHigh (LPC_PIN_INT_T *pPININT, uint32_t pins)

          Disable rising edge/level PININT interrupts for pins.

    STATIC INLINE uint32 t Chip PININT GetLowEnabled (LPC PIN INT T *pPININT)

          Return current PININT falling edge or level interrupt active level enable state.

    STATIC INLINE void Chip PININT EnableIntLow (LPC PIN INT T *pPININT, uint32 t pins)

          Enable falling edge/level active level PININT interrupts for pins.

    STATIC INLINE void Chip PININT DisableIntLow (LPC PIN INT T *pPININT, uint32 t pins)

          Disable low edge/level active level PININT interrupts for pins.

    __STATIC_INLINE uint32_t Chip_PININT_GetRiseStates (LPC_PIN_INT_T *pPININT)

          Return pin states that have a detected latched rising edge (RISE) state.

    STATIC_INLINE void Chip_PININT_ClearRiseStates (LPC_PIN_INT_T *pPININT, uint32_t pins)

          Clears pin states that had a latched rising edge (RISE) state.

    __STATIC_INLINE uint32_t Chip_PININT_GetFallStates (LPC_PIN_INT_T *pPININT)

          Return pin states that have a detected latched falling edge (FALL) state.

    STATIC INLINE void Chip PININT ClearFallStates (LPC PIN INT T*PPININT, uint32 t pins)

          Clears pin states that had a latched falling edge (FALL) state.

    STATIC INLINE uint32 t Chip PININT GetIntStatus (LPC PIN INT T *pPININT)

          Get interrupt status from Pin interrupt block.

    STATIC INLINE void Chip PININT ClearIntStatus (LPC PIN INT T *pPININT, uint32 t pins)

          Clear interrupt status in Pin interrupt block.
        STATIC INLINE void Chip PININT SetPatternMatchSrc (LPC PIN INT T *pPININT, Chip PININT S←
      ELECT T channelNum, Chip PININT BITSLICE T sliceNum)
          Set source for pattern match in Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_SetPatternMatchConfig (LPC_PIN_INT_T *pPININT, Chip_PININT ←

      BITSLICE T sliceNum, Chip PININT BITSLICE CFG T slice cfg, bool end point)
          Configure the pattern matcch in Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_EnablePatternMatch (LPC_PIN_INT_T *pPININT)

          Enable pattern match interrupts in Pin interrupt block.

    STATIC INLINE void Chip PININT DisablePatternMatch (LPC PIN INT T *pPININT)

         Disable pattern match interrupts in Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_EnablePatternMatchRxEv (LPC_PIN_INT_T *pPININT)

         Enable RXEV output in Pin interrupt block.

    STATIC INLINE void Chip PININT DisablePatternMatchRxEv (LPC PIN INT T *pPININT)

         Disable RXEV output in Pin interrupt block.

    __STATIC_INLINE uint32_t Chip_PININT_GetPatternMatchState (LPC_PIN_INT_T *pPININT)

         Return pattern match state.
6.36.2 Macro Definition Documentation
6.36.2.1 #define PININT_ISEL_PMODE_MASK ((uint32_t) 0x00FF)
LPC5411X Pin Interrupt and Pattern match engine register bit fields and macros
```

Definition at line 69 of file pinint 5411x.h.

6.36.2.2 #define PININT\_PMCTRL\_MASK ((uint32\_t) 0xFF000003)

Definition at line 72 of file pinint\_5411x.h.

6.36.2.3 #define PININT\_PMCTRL\_PMATCH\_SEL (1 << 0)

Definition at line 75 of file pinint\_5411x.h.

6.36.2.4 #define PININT\_PMCTRL\_RXEV\_ENA (1 << 1)

Definition at line 76 of file pinint\_5411x.h.

6.36.2.5 #define PININT\_SRC\_BITCFG\_MASK 7

Definition at line 84 of file pinint\_5411x.h.

6.36.2.6 #define PININT\_SRC\_BITCFG\_START 8

Definition at line 83 of file pinint\_5411x.h.

6.36.2.7 #define PININT\_SRC\_BITSOURCE\_MASK 7

Definition at line 80 of file pinint\_5411x.h.

6.36.2.8 #define PININT\_SRC\_BITSOURCE\_START 8

Definition at line 79 of file pinint\_5411x.h.

6.36.2.9 #define PININTCH( ch ) (1 << (ch))

Definition at line 97 of file pinint\_5411x.h.

6.36.2.10 #define PININTCH0 (1 << 0)

LPC5411X Pin Interrupt channel values

Definition at line 89 of file pinint\_5411x.h.

6.36.2.11 #define PININTCH1 (1 << 1)

Definition at line 90 of file pinint\_5411x.h.

6.36.2.12 #define PININTCH2 (1 << 2)

Definition at line 91 of file pinint\_5411x.h.

6.36.2.13 #define PININTCH3 (1 << 3)

Definition at line 92 of file pinint\_5411x.h.

```
6.36.2.14 #define PININTCH4 (1 << 4)
Definition at line 93 of file pinint_5411x.h.
6.36.2.15 #define PININTCH5 (1 << 5)
 Definition at line 94 of file pinint 5411x.h.
6.36.2.16 #define PININTCH6 (1 << 6)
Definition at line 95 of file pinint_5411x.h.
 6.36.2.17 #define PININTCH7 (1 << 7)
 Definition at line 96 of file pinint 5411x.h.
6.36.3 Enumeration Type Documentation
6.36.3.1 enum Chip_PININT_BITSLICE_CFG_T
LPC5411X Pin Matching Interrupt bit slice configuration enum values
Enumerator
     PININT_PATTERNCONST1 Contributes to product term match
     PININT_PATTERNRISING Rising edge
     PININT_PATTERNFALLING Falling edge
     PININT_PATTERNRISINGORFALLING Rising or Falling edge
     PININT_PATTERNHIGH High level
     PININT_PATTERNLOW Low level
     PININT_PATTERNCONSTO Never contributes for match
     PININT_PATTERNEVENT Match occurs on event
 Definition at line 130 of file pinint_5411x.h.
6.36.3.2 enum Chip_PININT_BITSLICE_T
LPC5411X Pin Matching Interrupt bit slice enum values
Enumerator
     PININTBITSLICEO PININT Bit slice 0
     PININTBITSLICE1 PININT Bit slice 1
     PININTBITSLICE2 PININT Bit slice 2
     PININTBITSLICE3 PININT Bit slice 3
     PININTBITSLICE4 PININT Bit slice 4
     PININTBITSLICE5 PININT Bit slice 5
```

Definition at line 116 of file pinint\_5411x.h.

PININTBITSLICE6 PININT Bit slice 6PININTBITSLICE7 PININT Bit slice 7

## 6.36.3.3 enum Chip\_PININT\_SELECT\_T

LPC5411X Pin Interrupt select enum values

## Enumerator

**PININTSELECTO** 

PININTSELECT1

PININTSELECT2

PININTSELECT3

PININTSELECT4

PININTSELECT5

PININTSELECT6

PININTSELECT7

Definition at line 102 of file pinint 5411x.h.

## 6.36.4 Function Documentation

6.36.4.1 \_\_STATIC\_INLINE void Chip\_PININT\_ClearFallStates ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Clears pin states that had a latched falling edge (FALL) state.

#### **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins with latched states to clear

## **Returns**

Nothing

Definition at line 305 of file pinint\_5411x.h.

6.36.4.2 \_\_STATIC\_INLINE void Chip\_PININT\_ClearIntStatus ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Clear interrupt status in Pin interrupt block.

## **Parameters**

	pPININT	: The base address of Pin interrupt block
Ì	pins	: Pin interrupts to clear (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 326 of file pinint\_5411x.h.

6.36.4.3 \_\_STATIC\_INLINE void Chip\_PININT\_ClearRiseStates ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Clears pin states that had a latched rising edge (RISE) state.

#### **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins with latched states to clear

## Returns

Nothing

Definition at line 284 of file pinint 5411x.h.

6.36.4.4 \_\_STATIC\_INLINE void Chip\_PININT\_Delnit ( LPC\_PIN\_INT\_T \* pPININT )

De-Initialize Pin interrupt block.

#### **Parameters**

pPININT	: The base address of Pin interrupt block
---------	---

## Returns

Nothing

Definition at line 158 of file pinint\_5411x.h.

6.36.4.5 \_\_STATIC\_INLINE void Chip\_PININT\_DisableIntHigh ( LPC PIN INT T \* pPININT, uint32\_t pins )

Disable rising edge/level PININT interrupts for pins.

## **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins to disable (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 228 of file pinint\_5411x.h.

6.36.4.6 \_\_STATIC\_INLINE void Chip\_PININT\_DisableIntLow ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Disable low edge/level active level PININT interrupts for pins.

## **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins to disable (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 263 of file pinint\_5411x.h.

6.36.4.7 \_\_STATIC\_INLINE void Chip\_PININT\_DisablePatternMatch ( LPC\_PIN\_INT\_T \* pPININT )

Disable pattern match interrupts in Pin interrupt block.

#### **Parameters**

pPININT	: The base address of Pin interrupt block

## Returns

Nothing

Definition at line 395 of file pinint\_5411x.h.

6.36.4.8 \_\_STATIC\_INLINE void Chip\_PININT\_DisablePatternMatchRxEv ( LPC PIN INT T \* pPININT )

Disable RXEV output in Pin interrupt block.

## **Parameters**

D/A //A /T	The base address of District on the last
n PININI I	
DI IINIIN I	. The base address of Fill interrupt block
,	· ·

#### Returns

Nothing

Definition at line 415 of file pinint\_5411x.h.

6.36.4.9 \_\_STATIC\_INLINE void Chip\_PININT\_EnableIntHigh ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Enable rising edge/level PININT interrupts for pins.

#### **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins to enable (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 217 of file pinint\_5411x.h.

6.36.4.10 \_\_STATIC\_INLINE void Chip\_PININT\_EnableIntLow ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Enable falling edge/level active level PININT interrupts for pins.

### **Parameters**

ſ	pPININT	: The base address of Pin interrupt block
ſ	pins	: Pins to enable (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 252 of file pinint\_5411x.h.

6.36.4.11 \_\_STATIC\_INLINE void Chip\_PININT\_EnablePatternMatch ( LPC\_PIN\_INT\_T \* pPININT )

Enable pattern match interrupts in Pin interrupt block.

**Parameters** 

pPININT : The base address of Pin interrupt block

Returns

Nothing

Definition at line 385 of file pinint\_5411x.h.

6.36.4.12 \_\_STATIC\_INLINE void Chip\_PININT\_EnablePatternMatchRxEv ( LPC PIN INT T \* pPININT )

Enable RXEV output in Pin interrupt block.

**Parameters** 

pPININT : The base address of Pin interrupt block

Returns

Nothing

Definition at line 405 of file pinint\_5411x.h.

6.36.4.13 \_\_STATIC\_INLINE uint32\_t Chip\_PININT\_GetFallStates ( LPC\_PIN\_INT\_T \* pPININT )

Return pin states that have a detected latched falling edge (FALL) state.

**Parameters** 

pPININT : The base address of Pin interrupt block

Returns

PININT states (bit n = high) with a latched rise state detected

Definition at line 294 of file pinint\_5411x.h.

6.36.4.14 \_\_STATIC\_INLINE uint32\_t Chip\_PININT\_GetHighEnabled ( LPC\_PIN\_INT\_T \* pPININT )

Return current PININT rising edge or level interrupt enable state.

**Parameters** 

pPININT : The base address of Pin interrupt block

Returns

A bifield containing the rising edge/level enable for each interrupt. Bit 0 = PININT0, 1 = PININT1, etc. For each bit, a 0 means the rising edge/level interrupt is disabled, while a 1 means it's enabled.

Definition at line 206 of file pinint\_5411x.h.

6.36.4.15 \_\_STATIC\_INLINE uint32\_t Chip\_PININT\_GetIntStatus ( LPC\_PIN\_INT\_T \* pPININT )

Get interrupt status from Pin interrupt block.

#### **Parameters**

pPININT : The base address of Pin interrupt block

#### Returns

Interrupt status (bit n for PININTn = high means interrupt ie pending)

Definition at line 315 of file pinint\_5411x.h.

6.36.4.16 STATIC INLINE uint32 t Chip PININT GetLowEnabled ( LPC PIN INT T \* pPININT )

Return current PININT falling edge or level interrupt active level enable state.

#### **Parameters**

pPININT : The base address of Pin interrupt block

#### Returns

A bifield containing the falling edge/level interrupt active level enable for each interrupt. Bit 0 = PININT0, 1 = PININT1, etc. For each bit, a 0 means the falling edge is disabled/level interrupt active low is enabled, while a 1 means the falling edge is enabled/level interrupt active high is enabled.

Definition at line 241 of file pinint\_5411x.h.

6.36.4.17 \_\_STATIC\_INLINE uint32\_t Chip\_PININT\_GetPatternMatchState ( LPC PIN INT T \* pPININT )

Return pattern match state.

## Parameters

pPININT : The base address of Pin interrupt block

## Returns

8 bit pattern match state, where a 1 in any bit indicates that the corresponding product term has matched by the current state of its inputs.

Definition at line 427 of file pinint 5411x.h.

6.36.4.18 \_\_STATIC\_INLINE uint32\_t Chip\_PININT\_GetPinMode ( LPC\_PIN\_INT\_T \* pPININT )

Return current PININT edge or level sensitive interrupt selection state.

## **Parameters**

pPININT : The base address of Pin interrupt block

## Returns

A bifield containing the edge/level sensitive selection for each interrupt. Bit 0 = PININT0, 1 = PININT1, etc. For each bit, a 0 means the edge sensitive interrupt is selected, while a 1 means the level sensitive interrupt is selected.

Definition at line 193 of file pinint\_5411x.h.

6.36.4.19 STATIC INLINE uint32 t Chip PININT GetRiseStates ( LPC PIN INT T \* pPININT )

Return pin states that have a detected latched rising edge (RISE) state.

#### **Parameters**

pPININT	: The base address of Pin interrupt block
---------	---

## Returns

PININT states (bit n = high) with a latched rise state detected

Definition at line 273 of file pinint\_5411x.h.

6.36.4.20 \_\_STATIC\_INLINE void Chip\_PININT\_Init ( LPC\_PIN\_INT\_T \* pPININT )

Initialize Pin interrupt block.

## **Parameters**

pPININT	: The base address of Pin interrupt block
---------	---

## Returns

Nothing

#### Note

This function should be used after the Chip\_GPIO\_Init() function.

Definition at line 147 of file pinint\_5411x.h.

6.36.4.21 \_\_STATIC\_INLINE void Chip\_PININT\_SetPatternMatchConfig ( LPC\_PIN\_INT\_T \* pPININT, Chip\_PININT\_BITSLICE\_T sliceNum, Chip\_PININT\_BITSLICE\_CFG\_T slice\_cfg, bool end\_point )

Configure the pattern matcch in Pin interrupt block.

## **Parameters**

pPININT	: The base address of Pin interrupt block
sliceNum	: PININT slice number
slice_cfg	: PININT slice configuration value (enum Chip_PININT_BITSLICE_CFG_T)
end_point	: If true, current slice is final component

#### Returns

Nothing

Definition at line 357 of file pinint\_5411x.h.

6.36.4.22 \_\_STATIC\_INLINE void Chip\_PININT\_SetPatternMatchSrc ( LPC\_PIN\_INT\_T \* pPININT, Chip\_PININT\_SELECT\_T channelNum, Chip\_PININT\_BITSLICE\_T sliceNum )

Set source for pattern match in Pin interrupt block.

**Parameters** 

pPININT	: The base address of Pin interrupt block
channelNum	: PININT channel number (From 0 to 7)
sliceNum	: PININT slice number

## Returns

Nothing

Definition at line 338 of file pinint\_5411x.h.

6.36.4.23 \_\_STATIC\_INLINE void Chip\_PININT\_SetPinModeEdge ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Configure the pins as edge sensitive in Pin interrupt block.

## **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins (ORed value of PININTCH*)

#### Returns

Nothing

Definition at line 169 of file pinint\_5411x.h.

6.36.4.24 \_\_STATIC\_INLINE void Chip\_PININT\_SetPinModeLevel ( LPC\_PIN\_INT\_T \* pPININT, uint32\_t pins )

Configure the pins as level sensitive in Pin interrupt block.

## **Parameters**

pPININT	: The base address of Pin interrupt block
pins	: Pins (ORed value of PININTCH*)

## Returns

Nothing

Definition at line 180 of file pinint\_5411x.h.

## 6.37 CHIP: LPC5411X Power LIBRARY functions

## 6.37.1 Detailed Description

The power library provides functions to control system power usage and place the device into low power modes.

## Clock shutdown in sleep and power down modes

When using the Chip\_POWER\_EnterPowerMode() function, system clocks are shutdown based on the selected sleep or power down mode and the device version being used. The following list details which clocks are shut down in which modes for which device versions. You can keep a clock enabled for a sleep or power down mode by enabling it in the 'peripheral\_ctrl' field in the Chip\_POWER\_EnterPowerMode() function.

Mode: Sleep

No clocks are disabled for any chip version.

```
Mode: Deep sleep
SYSCON_PDRUNCFG_PD_IRC_OSC
SYSCON_PDRUNCFG_PD_IRC
SYSCON_PDRUNCFG_PD_FLASH (v17.1 and later only)
SYSCON_PDRUNCFG_PD_BOD_INTR
SYSCON_PDRUNCFG_PD_ADC0
SYSCON_PDRUNCFG_PD_ROM
SYSCON_PDRUNCFG_PD_VDDA_ENA
SYSCON_PDRUNCFG_PD_SYS_PLL
SYSCON_PDRUNCFG_PD_VREFP
```

Mode: Power down SYSCON PDRUNCFG PD IRC OSC SYSCON PDRUNCFG PD IRC SYSCON PDRUNCFG PD FLASH (v17.1 and later only) SYSCON PDRUNCFG PD BOD RST SYSCON PDRUNCFG PD BOD INTR SYSCON PDRUNCFG PD ADC0 SYSCON PDRUNCFG PD SRAM0B SYSCON\_PDRUNCFG\_PD\_SRAM1 SYSCON PDRUNCFG PD SRAM2 SYSCON PDRUNCFG PD ROM SYSCON PDRUNCFG PD VDDA ENA SYSCON PDRUNCFG PD WDT OSC SYSCON PDRUNCFG PD SYS PLL SYSCON PDRUNCFG PD VREFP SYSCON PDRUNCFG PD 32K OSC

Mode: Deep power down

All clocks are disabled for all chip versions.

If you are using a peripheral was a wakeup source for a power down mode, it needs to be kept active with the call to Chip\_POWER\_EnterPowerMode(). For example, if you are using the RTC to wake the system up from power down mode, the 32KHz RTC oscillator needs to remain active, so the power down call would look like this: Chip\_POWER\_EnterPowerMode(POWER\_POWER\_DOWN, SYSCON\_PDRUNCFG\_PD\_32K\_OSC); If your application uses internal RAM beyond the first 8K, you will also need to prevent power down of the IRAM like

Chip\_POWER\_EnterPowerMode(POWER\_POWER\_DOWN, (SYSCON\_PDRUNCFG\_PD\_32K\_OSC | SYSCO← N\_PDRUNCFG\_PD\_SRAM0A));

## **Macros**

```
    #define LPC5411X ROMVER 0 (0x1100)
```

- #define LPC5411X\_ROMVER\_1 (0x1101)
- #define LPC5411X\_ROMVER\_2 (0x1102)

#### **Enumerations**

#### **Functions**

void Chip\_POWER\_SetFROHFRate (uint32\_t freq)

Sets the High Frequency FRO rate to (48MHz or 96MHz)

uint32 t Chip POWER SetPLL (uint32 t multiply by, uint32 t input freq)

Sets up the System PLL given the PLL input frequency and feedback multiplier.

uint32\_t Chip\_POWER\_SetVoltage (uint32\_t desired\_freq)

Set optimal system voltage based on passed system frequency.

void Chip\_POWER\_SetLowPowerVoltage (uint32\_t freq)

Set low-power voltage levels for LP mode.

void Chip POWER EnterPowerMode (POWER MODE T mode, uint32 t peripheral ctrl)

Enters the selected power state.

uint32\_t Chip\_POWER\_GetROMVersion (void)

Return ROM version.

## 6.37.2 Macro Definition Documentation

6.37.2.1 #define LPC5411X\_ROMVER\_0 (0x1100)

Definition at line 152 of file power\_lib\_5411x.h.

6.37.2.2 #define LPC5411X\_ROMVER\_1 (0x1101)

Definition at line 153 of file power\_lib\_5411x.h.

6.37.2.3 #define LPC5411X\_ROMVER\_2 (0x1102)

Definition at line 154 of file power lib 5411x.h.

6.37.3 Enumeration Type Documentation

6.37.3.1 enum POWER\_MODE\_T

Enumerator

POWER\_SLEEP
POWER\_DEEP\_SLEEP
POWER\_DEEP\_POWER\_DOWN

Definition at line 100 of file power\_lib\_5411x.h.

## 6.37.4 Function Documentation

6.37.4.1 void Chip\_POWER\_EnterPowerMode ( POWER\_MODE\_T mode, uint32\_t peripheral\_ctrl )

Enters the selected power state.

#### **Parameters**

mode	: Power mode
peripheral_ctrl	: Peripherals that will remain powered up in the power state

#### Returns

Nothing

#### Note

The 'peripheral\_ctrl' field is a bitmask of bits from the PDRUNCFG register (SYSCON\_PDRUNCFG\_PD\_\*) that describe which peripherals can wake up the chip from the power state. These peripherals are not powered down during the power state.

6.37.4.2 uint32\_t Chip\_POWER\_GetROMVersion (void)

Return ROM version.

Returns

**ROM** version

Note

Will return one of the following version numbers: (0x1100) for v17.0 ROMs. (0x1101) for v17.1 ROMs. (0x1102) for v17.2 ROMs.

6.37.4.3 void Chip\_POWER\_SetFROHFRate ( uint32\_t freq )

Sets the High Frequency FRO rate to (48MHz or 96MHz)

**Parameters** 

freq	: Frequency selection for FRO

## Returns

none

6.37.4.4 void Chip\_POWER\_SetLowPowerVoltage ( uint32\_t freq )

Set low-power voltage levels for LP mode.

### **Parameters**

frequency	: This is the frequency at which CPU is running.
-----------	--

Note

Low power mode is only possible at 12MHz and 48MHz FRO

## Returns

Nothing

6.37.4.5 uint32\_t Chip\_POWER\_SetPLL ( uint32\_t multiply\_by, uint32\_t input\_freq )

Sets up the System PLL given the PLL input frequency and feedback multiplier.

## **Parameters**

multiply_by	: PLL multiplier, minimum of 1, maximum of 16
input_freq	: Input frequency into the PLL

## Returns

LPC\_OK on success, or an error code (see error.h)

6.37.4.6 uint32\_t Chip\_POWER\_SetVoltage ( uint32\_t desired\_freq )

Set optimal system voltage based on passed system frequency.

## **Parameters**

desired_freq	: System (CPU) frequency

## Returns

LPC\_OK on success, or an error code (see error.h)

## Note

This function will adjust the system voltages to the lowest levels that will support the passed CPU frequency.

# 6.38 CHIP: LPC5411X Power Management declarations and functions

## 6.38.1 Detailed Description

#### **Data Structures**

struct LPC\_PMU\_T
 PMU register block structure.

#### **Macros**

- #define PMU BOD RST (1 << 6)</li>
- #define PMU\_BOD\_INT (1 << 7)</li>

### **Enumerations**

```
    enum CHIP_PMU_BODRSTLVL_T {
        PMU_BODRSTLVL_0, PMU_BODRSTLVL_1_50V = PMU_BODRSTLVL_0, PMU_BODRSTLVL_1, PMU
        _BODRSTLVL_1_85V = PMU_BODRSTLVL_1,
        PMU_BODRSTLVL_2, PMU_BODRSTLVL_2_00V = PMU_BODRSTLVL_2, PMU_BODRSTLVL_3, PMU
        _BODRSTLVL_2_30V = PMU_BODRSTLVL_3 }
```

enum CHIP\_PMU\_BODRINTVAL\_T {
 PMU\_BODINTVAL\_LVL0, PMU\_BODINTVAL\_2\_05v = PMU\_BODINTVAL\_LVL0, PMU\_BODINTVAL\_LV
 L1, PMU\_BODINTVAL\_2\_45v = PMU\_BODINTVAL\_LVL1,
 PMU\_BODINTVAL\_LVL2, PMU\_BODINTVAL\_2\_75v = PMU\_BODINTVAL\_LVL2, PMU\_BODINTVAL\_LV
 L3, PMU\_BODINTVAL\_3\_05v = PMU\_BODINTVAL\_LVL3 }

## **Functions**

• \_\_STATIC\_INLINE void Chip\_PMU\_SetBODLevels (CHIP\_PMU\_BODRSTLVL\_T rstlvl, CHIP\_PMU\_BOD ← RINTVAL\_T intlvl)

Set brown-out detection interrupt and reset levels.

\_\_STATIC\_INLINE void Chip\_PMU\_EnableBODReset (void)

Enable brown-out detection reset.

\_\_STATIC\_INLINE void Chip\_PMU\_DisableBODReset (void)

Disable brown-out detection reset.

\_\_STATIC\_INLINE void Chip\_PMU\_EnableBODInt (void)

Enable brown-out detection interrupt.

\_\_STATIC\_INLINE void Chip\_PMU\_DisableBODInt (void)

Disable brown-out detection interrupt.

### 6.38.2 Macro Definition Documentation

```
6.38.2.1 #define PMU_BOD_INT (1 << 7)
```

brown-out detection interrupt status (in BODCTRL register)

Definition at line 88 of file pmu\_5411x.h.

```
6.38.2.2 #define PMU_BOD_RST (1 << 6)
```

brown-out detection reset status (in BODCTRL register)

Definition at line 84 of file pmu\_5411x.h.

```
Enumeration Type Documentation
6.38.3
6.38.3.1 enum CHIP_PMU_BODRINTVAL_T
Brown-out detector interrupt level
Enumerator
    PMU_BODINTVAL_LVL0 Brown-out interrupt at ~2.05v
    PMU_BODINTVAL_2_05v
    PMU_BODINTVAL_LVL1 Brown-out interrupt at ~2.45v
    PMU_BODINTVAL_2_45v
    PMU_BODINTVAL_LVL2 Brown-out interrupt at ~2.75v
    PMU BODINTVAL 2 75v
    PMU_BODINTVAL_LVL3 Brown-out interrupt at ~3.05v
    PMU_BODINTVAL_3_05v
Definition at line 70 of file pmu_5411x.h.
6.38.3.2 enum CHIP_PMU_BODRSTLVL_T
Brown-out detector reset level
Enumerator
    PMU_BODRSTLVL_0 Brown-out reset at ~1.5v
    PMU_BODRSTLVL_1_50V
    PMU_BODRSTLVL_1 Brown-out reset at ~1.85v
    PMU_BODRSTLVL_1_85V
    PMU_BODRSTLVL_2 Brown-out reset at ~2.0v
    PMU_BODRSTLVL_2_00V
    PMU_BODRSTLVL_3 Brown-out reset at ~2.3v
    PMU_BODRSTLVL_2_30V
Definition at line 56 of file pmu_5411x.h.
6.38.4 Function Documentation
6.38.4.1 __STATIC_INLINE void Chip_PMU_DisableBODInt ( void )
Disable brown-out detection interrupt.
 Returns
      Nothing
Definition at line 135 of file pmu_5411x.h.
6.38.4.2 __STATIC_INLINE void Chip_PMU_DisableBODReset ( void )
Disable brown-out detection reset.
 Returns
      Nothing
```

Definition at line 117 of file pmu\_5411x.h.

Generated on Fri Mar 4 2016 18:34:19 for LPCOpen Platform for LPC5411X microcontrollers by Doxygen

6.38.4.3 \_\_STATIC\_INLINE void Chip\_PMU\_EnableBODInt ( void )

Enable brown-out detection interrupt.

Returns

Nothing

Definition at line 126 of file pmu\_5411x.h.

6.38.4.4 \_\_STATIC\_INLINE void Chip\_PMU\_EnableBODReset ( void )

Enable brown-out detection reset.

Returns

Nothing

Definition at line 108 of file pmu\_5411x.h.

6.38.4.5 \_\_STATIC\_INLINE void Chip\_PMU\_SetBODLevels ( CHIP\_PMU\_BODRSTLVL\_T rstlvl, CHIP\_PMU\_BODRINTVAL\_T intlvl )

Set brown-out detection interrupt and reset levels.

#### **Parameters**

rstlvl	: Brown-out detector reset level
intlvl	: Brown-out interrupt level

## **Returns**

Nothing

Note

Brown-out detection reset will be disabled upon exiting this function. Use Chip\_PMU\_EnableBODReset() to re-enable.

Definition at line 98 of file pmu\_5411x.h.

## 6.39 CHIP: LPC5411X ROM API declarations and functions

## 6.39.1 Detailed Description

## **Data Structures**

• struct LPC\_ROM\_API\_T

High level ROM API structure.

## **Macros**

- #define LPC\_ROM\_API\_BASE\_LOC 0x03000200UL
- #define LPC\_ROM\_API (\*(LPC\_ROM\_API\_T \* \*) LPC\_ROM\_API\_BASE\_LOC)
- #define IAP\_ENTRY\_LOCATION 0x03000205

## **Functions**

static INLINE void iap\_entry (unsigned int cmd\_param[5], unsigned int status\_result[4])
 LPC5410x IAP\_ENTRY API function type.

# 6.39.2 Macro Definition Documentation

6.39.2.1 #define IAP\_ENTRY\_LOCATION 0x03000205

Definition at line 78 of file romapi\_5411x.h.

6.39.2.2 #define LPC\_ROM\_API (\*(LPC\_ROM\_API\_T \* \*) LPC\_ROM\_API\_BASE\_LOC)

Definition at line 72 of file romapi 5411x.h.

6.39.2.3 #define LPC\_ROM\_API\_BASE\_LOC 0x03000200UL

Definition at line 71 of file romapi\_5411x.h.

## 6.39.3 Function Documentation

6.39.3.1 static INLINE void iap\_entry (unsigned int cmd\_param[5], unsigned int status\_result[4]) [static]

LPC5410x IAP\_ENTRY API function type.

Definition at line 83 of file romapi\_5411x.h.

## 6.40 CHIP: LPC5411X Real Time clock

## 6.40.1 Detailed Description

#### **Data Structures**

• struct LPC\_RTC\_T

LPC5411X Real Time clock register block structure.

### **Macros**

```
• #define RTC CTRL SWRESET (1 << 0)
```

- #define RTC\_CTRL\_ALARM1HZ (1 << 2)
- #define RTC\_CTRL\_WAKE1KHZ (1 << 3)
- #define RTC\_CTRL\_ALARMDPD\_EN (1 << 4)</li>
- #define RTC CTRL WAKEDPD EN (1 << 5)</li>
- #define RTC\_CTRL\_RTC1KHZ\_EN (1 << 6)</li>
- #define RTC\_CTRL\_RTC\_EN (1 << 7)</li>
- #define RTC\_CTRL\_RTC\_OSC\_PD (1 << 8)
- #define RTC\_CTRL\_RTC\_OSC\_BYPASS (1 << 9)</li>
- #define RTC CTRL MASK ((uint32 t) 0x0000003FD)

#### **Functions**

```
    __STATIC_INLINE void Chip_RTC_Init (LPC_RTC_T *pRTC)

     Initialize the RTC peripheral.

    STATIC INLINE void Chip RTC Delnit (LPC RTC T*pRTC)

     De-initialize the RTC peripheral.

    __STATIC_INLINE void Chip_RTC_EnableOptions (LPC_RTC_T *pRTC, uint32_t flags)

     Enable RTC options.

    STATIC INLINE void Chip RTC DisableOptions (LPC RTC T*pRTC, uint32 t flags)

     Disable RTC options.

    __STATIC_INLINE void Chip_RTC_Reset (LPC_RTC_T *pRTC)

     Reset RTC.

    STATIC INLINE void Chip RTC Enable (LPC RTC T*pRTC)

     Enables the RTC.

    __STATIC_INLINE void Chip_RTC_Disable (LPC_RTC_T *pRTC)

     Disables the RTC

    __STATIC_INLINE void Chip_RTC_PowerUp (LPC_RTC_T *pRTC)

     Power up the RTC.
• __STATIC_INLINE void Chip_RTC_PowerDown (LPC_RTC_T *pRTC)
     Disables the RTC.

    STATIC INLINE void Chip RTC Enable1KHZ (LPC RTC T*pRTC)

     Enables the RTC 1KHz high resolution timer.

    STATIC INLINE void Chip RTC Disable1KHZ (LPC RTC T*pRTC)

     Disables the RTC 1KHz high resolution timer.

    STATIC_INLINE void Chip_RTC_EnableWakeup (LPC_RTC_T *pRTC, uint32_t ints)

     Enables selected RTC wakeup events.

    __STATIC_INLINE void Chip_RTC_DisableWakeup (LPC_RTC_T *pRTC, uint32_t ints)
```

\_\_STATIC\_INLINE void Chip\_RTC\_ClearStatus (LPC\_RTC\_T \*pRTC, uint32\_t stsMask)

Disables selected RTC wakeup events.

Clears latched RTC statuses. • \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetStatus (LPC\_RTC\_T \*pRTC) Return RTC control/status register. STATIC INLINE void Chip RTC SetAlarm (LPC RTC T\*pRTC, uint32 t count) Set RTC match value for alarm status/interrupt. \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetAlarm (LPC\_RTC\_T \*pRTC) Return the RTC match value used for alarm status/interrupt. \_\_STATIC\_INLINE void Chip\_RTC\_SetCount (LPC\_RTC\_T \*pRTC, uint32\_t count) Set RTC match count for 1 second timer count. \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetCount (LPC\_RTC\_T \*pRTC) Get current RTC 1 second timer count. \_\_STATIC\_INLINE void Chip\_RTC\_SetWake (LPC\_RTC\_T \*pRTC, uint16\_t count) Set RTC wake count countdown value (in mS ticks) \_\_STATIC\_INLINE uint16\_t Chip\_RTC\_GetWake (LPC\_RTC\_T \*pRTC) Get RTC wake count countdown value. 6.40.2 Macro Definition Documentation 6.40.2.1 #define RTC\_CTRL\_ALARM1HZ (1 << 2) RTC 1 Hz timer alarm flag status (match) bit Definition at line 56 of file rtc\_5411x.h. 6.40.2.2 #define RTC\_CTRL\_ALARMDPD\_EN (1 << 4) RTC 1 Hz timer alarm for Deep power-down enable bit Definition at line 58 of file rtc\_5411x.h. 6.40.2.3 #define RTC\_CTRL\_MASK ((uint32\_t) 0x0000003FD) RTC Control register Mask for reserved bits Definition at line 64 of file rtc\_5411x.h. 6.40.2.4 #define RTC\_CTRL\_RTC1KHZ\_EN (1 << 6) RTC 1 kHz clock enable bit Definition at line 60 of file rtc 5411x.h. 6.40.2.5 #define RTC\_CTRL\_RTC\_EN (1 << 7) RTC enable bit Definition at line 61 of file rtc\_5411x.h. 6.40.2.6 #define RTC\_CTRL\_RTC\_OSC\_BYPASS (1 << 9) RTC power-down bit

Definition at line 63 of file rtc\_5411x.h.

6.40.2.7 #define RTC\_CTRL\_RTC\_OSC\_PD (1 << 8)

RTC power-down bit

Definition at line 62 of file rtc\_5411x.h.

6.40.2.8 #define RTC\_CTRL\_SWRESET (1 << 0)

Apply reset to RTC

Definition at line 55 of file rtc\_5411x.h.

6.40.2.9 #define RTC\_CTRL\_WAKE1KHZ (1 << 3)

RTC 1 kHz timer wake-up flag status (timeout) bit

Definition at line 57 of file rtc 5411x.h.

6.40.2.10 #define RTC\_CTRL\_WAKEDPD\_EN (1 << 5)

RTC 1 kHz timer wake-up for Deep power-down enable bit

Definition at line 59 of file rtc\_5411x.h.

## 6.40.3 Function Documentation

6.40.3.1 \_\_STATIC\_INLINE void Chip\_RTC\_ClearStatus ( LPC\_RTC\_T \* pRTC, uint32\_t stsMask )

Clears latched RTC statuses.

## **Parameters**

pRTC	: The base address of RTC block
stsMask	: OR'ed status bits to clear

## Returns

Nothing

Note

Use and OR'ed stsMask value of RTC\_CTRL\_ALARM1HZ, and RTC\_CTRL\_WAKE1KHZ to clear specific RTC states.

Definition at line 240 of file rtc\_5411x.h.

6.40.3.2 \_\_STATIC\_INLINE void Chip\_RTC\_Delnit ( LPC\_RTC\_T \* pRTC )

De-initialize the RTC peripheral.

**Parameters** 

pRTC	: RTC peripheral selected

## Returns

None

Definition at line 82 of file rtc\_5411x.h.

6.40.3.3 \_\_STATIC\_INLINE void Chip\_RTC\_Disable ( LPC\_RTC\_T \* pRTC )

Disables the RTC.

**Parameters** 

pRTC : The base address of RTC block

Returns

Nothing

Note

You can also use Chip\_RTC\_DisableOptions() with the RTC\_CTRL\_RTC\_EN flag to enable the RTC.

Definition at line 148 of file rtc 5411x.h.

6.40.3.4 \_\_STATIC\_INLINE void Chip\_RTC\_Disable1KHZ ( LPC\_RTC\_T \* pRTC )

Disables the RTC 1KHz high resolution timer.

**Parameters** 

pRTC : The base address of RTC block

Returns

Nothing

Note

You can also use Chip\_RTC\_DisableOptions() with the RTC\_CTRL\_RTC1KHZ\_EN flag to disable the high resolution timer.

Definition at line 197 of file rtc\_5411x.h.

6.40.3.5 \_\_STATIC\_INLINE void Chip\_RTC\_DisableOptions ( LPC\_RTC\_T \* pRTC, uint32\_t flags )

Disable RTC options.

**Parameters** 

pRTC	: The base address of RTC block
flags	: And OR'ed value of RTC_CTRL_* definitions to disable

Returns

Nothing

Note

You can enable multiple RTC options at once using this function by OR'ing them together. It is recommended to only use the RTC\_CTRL\_ALARMDPD\_EN, RTC\_CTRL\_WAKEDPD\_EN, RTC\_CTRL\_RTC1KHZ\_EN, and RTC\_CTRL\_RTC\_EN flags with this function.

Definition at line 112 of file rtc\_5411x.h.

6.40.3.6 \_\_STATIC\_INLINE void Chip\_RTC\_DisableWakeup ( LPC\_RTC\_T \* pRTC, uint32\_t ints )

Disables selected RTC wakeup events.

#### **Parameters**

pRTC	: The base address of RTC block
ints	: Wakeup events to disable

#### Returns

Nothing

Note

Select either one or both (OR'ed) RTC\_CTRL\_ALARMDPD\_EN and RTC\_CTRL\_WAKEDPD\_EN values to disabled. You can also use Chip\_RTC\_DisableOptions() with the flags to disable the events.

Definition at line 227 of file rtc\_5411x.h.

6.40.3.7 \_\_STATIC\_INLINE void Chip\_RTC\_Enable ( LPC\_RTC\_T \* pRTC )

Enables the RTC.

**Parameters** 

pRTC	: The base address of RTC block

#### Returns

**Nothing** 

Note

You can also use Chip\_RTC\_EnableOptions() with the RTC\_CTRL\_RTC\_EN flag to enable the RTC.

Definition at line 136 of file rtc 5411x.h.

6.40.3.8 \_\_STATIC\_INLINE void Chip\_RTC\_Enable1KHZ ( LPC\_RTC\_T \* pRTC )

Enables the RTC 1KHz high resolution timer.

**Parameters** 

pRTC	: The base address of RTC block

## Returns

Nothing

Note

You can also use Chip\_RTC\_EnableOptions() with the RTC\_CTRL\_RTC1KHZ\_EN flag to enable the high resolution timer.

Definition at line 184 of file rtc\_5411x.h.

 $\textbf{6.40.3.9} \quad \_\texttt{STATIC\_INLINE} \ void \ \textbf{Chip\_RTC\_EnableOptions} \ ( \ \ \textbf{LPC\_RTC\_T} * \textit{pRTC}, \ uint32\_t \ \textit{flags} \ )$ 

Enable RTC options.

### **Parameters**

pRTC	: The base address of RTC block
flags	: And OR'ed value of RTC_CTRL_* definitions to enable

#### Returns

Nothing

#### Note

You can enable multiple RTC options at once using this function by OR'ing them together. It is recommended to only use the RTC\_CTRL\_ALARMDPD\_EN, RTC\_CTRL\_WAKEDPD\_EN, RTC\_CTRL\_RTC1KHZ\_EN, and RTC\_CTRL\_RTC\_EN flags with this function.

Definition at line 97 of file rtc\_5411x.h.

6.40.3.10 \_\_STATIC\_INLINE void Chip\_RTC\_EnableWakeup ( LPC RTC T \* pRTC, uint32\_t ints )

Enables selected RTC wakeup events.

#### **Parameters**

pRTC	: The base address of RTC block
ints	: Wakeup events to enable

## Returns

Nothing

## Note

Select either one or both (OR'ed) RTC\_CTRL\_ALARMDPD\_EN and RTC\_CTRL\_WAKEDPD\_EN values to enabled. You can also use Chip\_RTC\_EnableOptions() with the flags to enable the events.

Definition at line 212 of file rtc\_5411x.h.

6.40.3.11 \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetAlarm ( LPC\_RTC\_T \* pRTC )

Return the RTC match value used for alarm status/interrupt.

## **Parameters**

pRTC : The base address of RTC block
--------------------------------------

## Returns

Alarm event time

Definition at line 274 of file rtc\_5411x.h.

6.40.3.12 \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetCount ( LPC\_RTC\_T \* pRTC )

Get current RTC 1 second timer count.

**Parameters** 

pRTC : The base address of RTC block

#### Returns

current RTC 1 second timer count

Definition at line 298 of file rtc 5411x.h.

6.40.3.13 \_\_STATIC\_INLINE uint32\_t Chip\_RTC\_GetStatus ( LPC\_RTC\_T \* pRTC )

Return RTC control/status register.

**Parameters** 

pRTC : The base address of RTC block

#### Returns

The current RTC control/status register

Note

Mask the return value with a RTC\_CTRL\_\* definitions to determine which bits are set. For example, mask the return value with RTC\_CTRL\_ALARM1HZ to determine if the alarm interrupt is pending.

Definition at line 253 of file rtc\_5411x.h.

6.40.3.14 \_\_STATIC\_INLINE uint16\_t Chip\_RTC\_GetWake ( LPC\_RTC\_T \* pRTC )

Get RTC wake count countdown value.

**Parameters** 

pRTC : The base address of RTC block

## Returns

current RTC wake count countdown value (in mS)

Definition at line 321 of file rtc\_5411x.h.

6.40.3.15 \_\_STATIC\_INLINE void Chip\_RTC\_Init ( LPC\_RTC\_T \* pRTC )

Initialize the RTC peripheral.

**Parameters** 

pRTC : RTC peripheral selected

#### Returns

None

Definition at line 72 of file rtc\_5411x.h.

6.40.3.16 \_\_STATIC\_INLINE void Chip\_RTC\_PowerDown ( LPC\_RTC\_T \* pRTC\_)

Disables the RTC.

**Parameters** 

pRTC : The base address of RTC block

Returns

Nothing

Note

You can also use Chip\_RTC\_DisableOptions() with the RTC\_CTRL\_RTC\_EN flag to enable the RTC.

Definition at line 170 of file rtc 5411x.h.

6.40.3.17 \_\_STATIC\_INLINE void Chip\_RTC\_PowerUp ( LPC\_RTC\_T \* pRTC\_)

Power up the RTC.

**Parameters** 

pRTC : The base address of RTC block

Returns

**Nothing** 

Definition at line 158 of file rtc\_5411x.h.

6.40.3.18 \_\_STATIC\_INLINE void Chip\_RTC\_Reset ( LPC\_RTC\_T \* pRTC )

Reset RTC.

**Parameters** 

pRTC : The base address of RTC block

Returns

Nothing

Note

The RTC state will be returned to it's default.

Definition at line 123 of file rtc\_5411x.h.

6.40.3.19 \_\_STATIC\_INLINE void Chip\_RTC\_SetAlarm ( LPC\_RTC\_T \* pRTC, uint32\_t count )

Set RTC match value for alarm status/interrupt.

**Parameters** 

pRTC : The base address of RTC block

count	: Alarm event time

## Returns

Nothing

Definition at line 264 of file rtc\_5411x.h.

 $6.40.3.20 \quad \_STATIC\_INLINE\ void\ Chip\_RTC\_SetCount\ (\ \ LPC\_RTC\_T*pRTC,\ uint32\_t\ count\ )$ 

Set RTC match count for 1 second timer count.

## **Parameters**

pRTC	: The base address of RTC block
count	: Initial count to set

#### Returns

Nothing

## Note

Only write to this register when the RTC\_CTRL\_RTC\_EN bit in the CTRL Register is 0. The counter increments one second after the RTC\_CTRL\_RTC\_EN bit is set.

Definition at line 288 of file rtc\_5411x.h.

6.40.3.21 \_\_STATIC\_INLINE void Chip\_RTC\_SetWake ( LPC\_RTC\_T \* pRTC, uint16\_t count )

Set RTC wake count countdown value (in mS ticks)

# Parameters

pRTC	: The base address of RTC block
count	: wakeup time in milliSeconds

## Returns

Nothing

# Note

A write pre-loads a start count value into the wake-up timer and initializes a count-down sequence.

Definition at line 311 of file rtc\_5411x.h.

## 6.41 CHIP: LPC5411X SPI driver

## 6.41.1 Detailed Description

The SPI interface is provided via FlexCOMM module in the CHIP, to associate a SPI to a flexcom the source file must add a define like #define SPI0\_FLEXCOMM 5 which will make LPC\_SPI0 use LPC\_FLEXCOMM5, interrupt service function name and IRQ number DMA REQUEST number will all be mapped automatically. Note that this define must be available/visible to all the sources that uses SPI.

The SPI driver by default will use FIFOs for TX and RX. TX and RX FIFOs has a depth of 8 entries each.

#### **Data Structures**

- struct LPC\_SPI\_T

  SPI register block structure.
- struct SPI\_CFGSETUP\_T

#### **Modules**

- · CHIP: LPC5411X SPI master driver
- · CHIP: LPC5411X SPI slave driver

#### **Macros**

- #define SPI\_CFG\_BITMASK (0x0FBD) /\*\* SPI register bit mask \*/
- #define SPI\_CFG\_SPI\_EN (1 << 0) /\*\* SPI Slave Mode Select \*/</li>
- #define SPI CFG SLAVE EN (0 << 0) /\*\* SPI Master Mode Select \*/</li>
- #define SPI\_CFG\_MASTER\_EN (1 << 2) /\*\* SPI MSB First mode enable \*/
- #define SPI CFG MSB FIRST EN (0 << 3) /\*\* SPI LSB First mode enable \*/
- #define SPI\_CFG\_LSB\_FIRST\_EN (1 << 3) /\*\* SPI Clock Phase Select \*/</li>
- #define SPI\_CFG\_CPHA\_FIRST (0 << 4) /\*\* Capture data on the first edge, Change data on the following edge \*/
- #define SPI CFG CPHA SECOND (1 << 4) /\*\* SPI Clock Polarity Select \*/
- #define SPI\_CFG\_CPOL\_LO (0 << 5) /\*\* The rest state of the clock (between frames) is low. \*/
- #define SPI\_CFG\_CPOL\_HI (1 << 5) /\*\* The rest state of the clock (between frames) is high. \*/
- #define SPI\_CFG\_LBM\_EN (1 << 7) /\*\* SPI control 1 loopback mode enable \*/
- #define SPI\_CFG\_SPOL\_LO (0 << 8) /\*\* SPI SSEL0 Polarity Select \*/</li>
- #define SPI CFG SPOL HI (1 << 8) /\*\* SSEL0 is active High \*/</li>
- #define SPI\_CFG\_SPOLNUM\_HI(n) (1 << ((n) + 8)) /\*\* SSELN is active High, selects 0 3 \*/
- #define SPI\_DLY\_BITMASK (0xFFFF) /\*\* SPI DLY Register Mask \*/
- #define SPI\_DLY\_PRE\_DELAY(n) (((n) & 0x0F) << 0) /\*\* Time in SPI clocks between SSEL assertion and the beginning of a data frame \*/
- #define SPI\_DLY\_POST\_DELAY(n) (((n) & 0x0F) << 4) /\*\* Time in SPI clocks between the end of a data frame and SSEL deassertion. \*/
- #define SPI\_DLY\_FRAME\_DELAY(n) (((n) & 0x0F) << 8) /\*\* Minimum time in SPI clocks between adjacent data frames. \*/
- #define SPI\_DLY\_TRANSFER\_DELAY(n) (((n) & 0x0F) << 12) /\*\* Minimum time in SPI clocks that the SSEL is deasserted between transfers. \*/
- #define SPI\_STAT\_BITMASK (0x01F0) /\*\* SPI STAT Register BitMask \*/
- #define SPI\_STAT\_SSA (1 << 4) /\*\* Slave Select Assert \*/</li>
- #define SPI STAT SSD (1 << 5) /\*\* Slave Select Deassert \*/</li>
- #define SPI STAT STALLED (1 << 6) /\*\* Stalled status flag \*/</li>
- #define SPI\_STAT\_EOT (1 << 7) /\*\* End Transfer flag \*/

- #define SPI\_STAT\_MSTIDLE (1 << 8) /\*\* Idle status flag \*/</li>
  #define SPI\_INT\_BITMASK (0x0130) /\*\* SPI interrupt Enable/Disable bits \*/
  #define SPI\_INT\_SSAEN (1 << 4) /\*\* Slave Select is asserted interrupt [BIT-4 of INTENSET/INTENCL PRINTSTAT register] \*/</li>
  #define SPI\_INT\_SSDEN (1 << 5) /\*\* Slave Select is deasserted interrupt [BIT-5 of INTENSET/INTENC LR/INTSTAT register] \*/</li>
  #define SPI\_INT\_MSTIDLE (1 << 8) /\*\* SPI master is Idle [BIT-8 of INTENSET/INTENCLR/INTSTAD T register] \*/</li>
  #define SPI\_FIFOCFG\_ENABLETX (1 << 0)</li>
  \$PI FIFO Configuration register bits.
  #define SPI\_FIFOCFG\_ENABLERX (1 << 1)</li>
  #define SPI\_FIFOCFG\_DMATX (1 << 12)</li>
  #define SPI\_FIFOCFG\_DMARX (1 << 13)</li>
- #define SPI\_FIFOCFG\_WAKETX (1 << 14)</li>#define SPI\_FIFOCFG\_WAKERX (1 << 15)</li>
- #define SPI\_FIFOCFG\_EMPTYTX (1 << 16)</li>
   #define SPI\_FIFOCFG\_EMPTYRX (1 << 17)</li>
- #define SPI\_FIFO\_DEPTH (8) /\*\* SPI-FIFO How many entries are in the FIFO \*/

Macro defines for FIFO Status register.

- #define SPI\_FIFOSTAT\_BITMASK (0x1F1FFB) /\*\* SPI-FIFO STAT Register BitMask \*/
- #define SPI\_FIFOSTAT\_TXERR (1 << 0) /\*\* SPI-FIFO transmit error \*/</li>
- #define SPI\_FIFOSTAT\_RXERR (1 << 1) /\*\* SPI-FIFO receive error \*/</li>
- #define SPI\_FIFOSTAT\_PERINT (1 << 3) /\*\* SPI-FIFO peripheral (SPI) interrupt \*/</li>
- #define SPI\_FIFOSTAT\_TXEMPTY (1 << 4) /\*\* SPI-FIFO transmitter empty \*/</li>
- #define SPI\_FIFOSTAT\_TXNOTFULL (1 << 5) /\*\* SPI-FIFO transmitter not full \*/</li>
- #define SPI\_FIFOSTAT\_RXNOTEMPTY (1 << 6) /\*\* SPI-FIFO receiver not empty \*/</li>
- #define SPI\_FIFOSTAT\_RXFULL (1 << 7) /\*\* SPI-FIFO receiver not full \*/</li>
- #define SPI\_FIFOSTAT\_TXLVL(val) (((val) >> 8) & 0x1F) /\*\* SPI-FIFO extract transmit level \*/
- #define SPI\_FIFOSTAT\_RXLVL(val) (((val) >> 16) & 0x1F) /\*\* SPI-FIFO extract receive level \*/
- #define SPI\_FIFOTRIG\_BITMASK (0x000f0f03) /\*\* SPI FIFO trigger settings Register BitMask \*/

UART FIFO trigger settings register defines.

- #define SPI\_FIFOTRIG\_TXLVLENA (1 << 0)</li>
- #define SPI FIFOTRIG RXLVLENA (1 << 1)
- #define SPI\_FIFOTRIG\_TXLVL(IvI) ((IvI & 0x0f) << 8)</li>
- #define SPI FIFOTRIG RXLVL(IVI) ((IVI & 0x0f) << 16)</li>
- #define SPI\_FIFOTRIG\_TXLVL\_DEFAULT 4
- #define SPI FIFOTRIG RXLVL DEFAULT 0
- #define SPI\_FIFOINT\_BITMASK (0x001F) /\*\* FIFO interrupt Bit mask \*/

Macro defines for SPI Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCLR/← FIFOINTSTAT registers].

- #define SPI\_FIFOINT\_TXERR (1 << 0) /\*\* TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCL← R/FIFOINTSTAT register] \*/
- #define SPI\_FIFOINT\_RXERR (1 << 1) /\*\* RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENCL
   — R/FIFOINTSTAT register] \*/</li>
- #define SPI\_FIFOINT\_RXLVL (1 << 3) /\*\* RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINTE

  NCLR/FIFOINTSTAT register] \*/</li>
- #define SPI\_FIFOINT\_PERINT (1 << 4) /\*\* SPI peripheral interrupt [BIT-4 of FIFOINTSTAT register] \*/
- #define SPI\_RXDAT\_BITMASK (0x1FFFFF) /\*\* SPI RXDAT Register BitMask \*/
- #define SPI RXDAT DATA(n) ((n) & 0xFFFF) /\*\* Receiver Data \*/
- #define SPI\_RXDAT\_RXSSELN(n) ((~((n >> 16) & 0x0f)) & 0x0f) /\*\* Determine the active SSEL pin \*/
- #define SPI\_RXDAT\_RXSSELN\_ACTIVE (0 << 16) /\*\* The state of SSEL pin is active \*/</li>
- #define SPI\_RXDAT\_SOT (1 << 20) /\*\* Start of Transfer flag \*/</li>

- #define SPI TXDAT BITMASK (0xF7FFFFF) /\*\* SPI TXDATCTL Register BitMask \*/
- #define SPI\_TXDAT\_DATA(n) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/
- #define SPI\_TXDAT\_DATA(n) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/
- #define SPI\_TXDAT\_CTRLMASK (0xF7F) /\*\* SPI\_TXDATCTL Register BitMask for control bits only \*/
- #define SPI\_TXDAT\_ASSERT\_SSEL (0) /\*\* Assert SSEL0 pin \*/
- #define SPI\_TXDAT\_ASSERTNUM\_SSEL(n) ((~(1 << (n))) & 0x0f) /\*\* Assert SSELN pin \*/</li>
- #define SPI\_TXDAT\_DEASSERT\_SSEL (1) /\*\* Deassert SSEL0 pin \*/
- #define SPI\_TXDAT\_DEASSERTNUM\_SSEL(n) (1 << (n)) /\*\* Deassert SSELN pin \*/
- #define SPI TXDAT DEASSERT ALL (0xF) /\*\* Deassert all SSEL pins \*/
- #define SPI\_TXDAT\_EOT (1 << 4) /\*\* End of Transfer flag (TRANSFER\_DELAY is applied after sending the current frame) \*/
- #define SPI\_TXDAT\_EOF (1 << 5) /\*\* End of Frame flag (FRAME\_DELAY is applied after sending the current part) \*/
- #define SPI\_TXDAT\_RXIGNORE (1 << 6) /\*\* Receive Ignore Flag \*/</li>
- #define SPI\_TXDAT\_FLEN(n) (((n) & 0x0F) << 8) /\*\* Frame length 1 \*/</li>
- #define SPI\_TXDAT\_FLENMASK (0xF << 8) /\*\* Frame length mask \*/</li>
- #define SPI\_DIV\_VAL(n) ((n) & 0xFFFF) /\*\* Rate divider value mask (In Master Mode only)\*/
- #define Chip\_SPI\_ReadFIFO Chip\_SPI\_ReadRawRXFifo
- #define Chip\_SPI\_ReadFIFOdata Chip\_SPI\_ReadRXData
- #define Chip SPI WriteFIFOcd Chip SPI SetTXCTRLData
- #define Chip\_SPI\_WriteFIFOdata Chip\_SPI\_WriteTXData
- · #define Chip SPI FlushFIFOs Chip SPI FlushFifos

#### **Enumerations**

enum ROM\_SPI\_CLOCK\_MODE\_T {
 ROM\_SPI\_CLOCK\_CPHA0\_CPOL0 = 0, ROM\_SPI\_CLOCK\_MODE0 = ROM\_SPI\_CLOCK\_CPHA0\_CP↔
 OL0, ROM\_SPI\_CLOCK\_CPHA1\_CPOL0 = 1, ROM\_SPI\_CLOCK\_MODE1 = ROM\_SPI\_CLOCK\_CPHA1↔
 \_CPOL0,
 ROM\_SPI\_CLOCK\_CPHA0\_CPOL1 = 2, ROM\_SPI\_CLOCK\_MODE2 = ROM\_SPI\_CLOCK\_CPHA0\_CP↔
 OL1, ROM\_SPI\_CLOCK\_CPHA1\_CPOL1 = 3, ROM\_SPI\_CLOCK\_MODE3 = ROM\_SPI\_CLOCK\_CPHA1↔
 \_CPOL1 }
 SPI\_Clock Mode.
 enum SPI\_CLOCK\_MODE\_T {
 SPI\_CLOCK\_CPHA0\_CPOL0 = SPI\_CFG\_CPOL\_LO | SPI\_CFG\_CPHA\_FIRST, SPI\_CLOCK\_MODE0 =
 SPI\_CLOCK\_CPHA0\_CPOL0, SPI\_CLOCK\_CPHA1\_CPOL0 = SPI\_CFG\_CPOL\_LO | SPI\_CFG\_CPOL\_LO | SPI\_CFG\_CPHA\_↔
 SECOND, SPI\_CLOCK\_MODE1 = SPI\_CLOCK\_CPHA1\_CPOL0,
 SPI\_CLOCK\_CPHA0\_CPOL1 = SPI\_CFG\_CPOL\_HI | SPI\_CFG\_CPHA\_FIRST, SPI\_CLOCK\_MODE2 =

SPI CLOCK CPHA0 CPOL1, SPI CLOCK CPHA1 CPOL1 = SPI CFG CPOL HI | SPI CFG CPHA↔

SPI Clock Mode.

## **Functions**

```
• int Chip SPI Init (LPC SPI T*pSPI)
```

Initialize the SPI.

• \_\_STATIC\_INLINE void Chip\_SPI\_Delnit (LPC\_SPI\_T \*pSPI)

SECOND, SPI CLOCK MODE3 = SPI CLOCK CPHA1 CPOL1 }

Disable SPI operation.

- \_\_STATIC\_INLINE void Chip\_SPI\_SetCFGRegBits (LPC\_SPI\_T \*pSPI, uint32\_t bits)
  - Set SPI CFG register values.
- STATIC\_INLINE void Chip\_SPI\_ClearCFGRegBits (LPC\_SPI\_T \*pSPI, uint32\_t bits)

Clear SPI CFG register values.

\_\_STATIC\_INLINE void Chip\_SPI\_Enable (LPC\_SPI\_T \*pSPI)

```
Enable SPI peripheral.

    __STATIC_INLINE void Chip_SPI_Disable (LPC_SPI_T *pSPI)

     Disable SPI peripheral.

    STATIC INLINE void Chip SPI EnableSlaveMode (LPC SPI T*pSPI)

     Enable SPI slave mode.

    STATIC INLINE void Chip SPI EnableLSBFirst (LPC SPI T *pSPI)

     Enable LSB First transfers.

    STATIC INLINE void Chip SPI EnableMSBFirst (LPC SPI T*pSPI)

     Enable MSB First transfers.

    __STATIC_INLINE void Chip_SPI_SetSPIMode (LPC_SPI_T *pSPI, SPI_CLOCK_MODE_T mode)

     Set SPI mode.

    __STATIC_INLINE void Chip_SPI_SetCSPolHigh (LPC_SPI_T *pSPI, uint8_t csNum)

     Set polarity on the SPI chip select high.
• __STATIC_INLINE void Chip_SPI_SetCSPolLow (LPC_SPI_T *pSPI, uint8_t csNum)
     Set polarity on the SPI chip select low.

    void Chip SPI ConfigureSPI (LPC SPI T*pSPI, SPI CFGSETUP T*pCFG)

     Setup SPI configuration.

    STATIC INLINE uint32 t Chip SPI GetStatus (LPC SPI T*pSPI)

     Get the current status of SPI controller.

    STATIC INLINE void Chip SPI ClearStatus (LPC SPI T*pSPI, uint32 t Flag)

     Clear SPI status.

    __STATIC_INLINE void Chip_SPI_EnableInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Enable a SPI interrupt.

    __STATIC_INLINE void Chip_SPI_DisableInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Disable a SPI interrupt.

    STATIC INLINE uint32 t Chip SPI GetEnabledInts (LPC SPI T *pSPI)

     Return enabled SPI interrupts.

    STATIC INLINE uint32 t Chip SPI GetPendingInts (LPC SPI T*pSPI)

     Return pending SPI interrupts.
• STATIC INLINE void Chip_SPI_SetFIFOCfg (LPC_SPI_T *pSPI, uint32_t cfg)
     Set FIFO Configuration register.

    _STATIC_INLINE void Chip_SPI_ClearFIFOCfg (LPC_SPI_T *pSPI, uint32_t cfg)

     Clear FIFO Configuration register.

    STATIC INLINE uint32 t Chip SPI GetFIFOStatus (LPC SPI T *pSPI)

     Get the current status of SPI controller FIFO.

    STATIC_INLINE void Chip_SPI_ClearFIFOStatus (LPC_SPI_T *pSPI, uint32_t mask)

     Clear the FIFO status register.

    STATIC INLINE void Chip SPI SetFIFOTrigLevel (LPC SPI T *pSPI, uint8 t tx lvl, uint8 t rx lvl)

     Setup SPI FIFO trigger-level.

    __STATIC_INLINE uint32_t Chip_SPI_GetFIFOTrigLevel (LPC_SPI_T *pSPI)

     Get SPI FIFO trigger-level.

    STATIC INLINE void Chip SPI EnableFIFOInts (LPC SPI T *pSPI, uint32 t intMask)

     Enable a SPI FIFO interrupt.

    __STATIC_INLINE void Chip_SPI_DisableFIFOInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Disable a SPI FIFO interrupt.

    STATIC INLINE uint32 t Chip SPI GetFIFOEnabledInts (LPC SPI T *pSPI)

     Return enabled SPI FIFO interrupts.

    __STATIC_INLINE uint32_t Chip_SPI_GetFIFOPendingInts (LPC_SPI_T *pSPI)

     Return pending SPI FIFO interrupts.
• __STATIC_INLINE uint32_t Chip_SPI_ReadRawRXFifo (LPC_SPI_T *pSPI)
     Read raw data from receive FIFO with status bits.
```

```
    __STATIC_INLINE uint16_t Chip_SPI_ReadRXData (LPC_SPI_T *pSPI)

         Read data from receive FIFO masking off status bits.

    STATIC INLINE void Chip SPI WriteFIFO (LPC SPI T*pSPI, uint32 t data)

          Write FIFOWR register: writes 32-bit value to FIFO.

    __STATIC_INLINE void Chip_SPI_SetTXCTRLData (LPC_SPI_T *pSPI, uint16_t ctrl, uint16_t data)

          Write FIFOWR register: writes control options and data.
    • STATIC_INLINE void Chip_SPI_WriteTXData (LPC_SPI_T *pSPI, uint16_t data)
          Write data to transmit FIFO.

    __STATIC_INLINE void Chip_SPI_FlushFifos (LPC_SPI_T *pSPI)

         Flush FIFOs.
6.41.2 Macro Definition Documentation
6.41.2.1 #define Chip_SPI_FlushFIFOs Chip_SPI_FlushFifos
Definition at line 676 of file spi common 5411x.h.
6.41.2.2 #define Chip_SPI_ReadFIFO Chip_SPI_ReadRawRXFifo
Definition at line 611 of file spi common 5411x.h.
6.41.2.3 #define Chip_SPI_ReadFIFOdata Chip_SPI_ReadRXData
Definition at line 625 of file spi common 5411x.h.
6.41.2.4 #define Chip_SPI_WriteFIFOcd Chip_SPI_SetTXCTRLData
Definition at line 652 of file spi_common_5411x.h.
6.41.2.5 #define Chip_SPI_WriteFIFOdata Chip_SPI_WriteTXData
Definition at line 665 of file spi_common_5411x.h.
6.41.2.6 #define SPI_CFG_BITMASK (0x0FBD) /** SPI register bit mask */
Macro defines for SPI Configuration register
Definition at line 92 of file spi common 5411x.h.
6.41.2.7 #define SPI_CFG_CPHA_FIRST (0 << 4) /** Capture data on the first edge, Change data on the following edge */
Definition at line 98 of file spi common 5411x.h.
6.41.2.8 #define SPI_CFG_CPHA_SECOND (1 << 4) /** SPI Clock Polarity Select */
Definition at line 99 of file spi common 5411x.h.
6.41.2.9 #define SPI_CFG_CPOL_HI (1 << 5) /** The rest state of the clock (between frames) is high. */
Definition at line 101 of file spi_common_5411x.h.
```

6.41.2.10 #define SPI\_CFG\_CPOL\_LO (0 << 5) /\*\* The rest state of the clock (between frames) is low. \*/ Definition at line 100 of file spi\_common\_5411x.h. 6.41.2.11 #define SPI\_CFG\_LBM\_EN (1 << 7) /\*\* SPI control 1 loopback mode enable \*/ Definition at line 102 of file spi common 5411x.h. 6.41.2.12 #define SPI\_CFG\_LSB\_FIRST\_EN (1 << 3) /\*\* SPI Clock Phase Select \*/ Definition at line 97 of file spi\_common\_5411x.h. 6.41.2.13 #define SPI\_CFG\_MASTER\_EN (1 << 2) /\*\* SPI MSB First mode enable \*/ Definition at line 95 of file spi\_common\_5411x.h. 6.41.2.14 #define SPI\_CFG\_MSB\_FIRST\_EN (0 << 3) /\*\* SPI LSB First mode enable \*/Definition at line 96 of file spi\_common\_5411x.h. 6.41.2.15 #define SPI\_CFG\_SLAVE\_EN (0 << 0) /\*\* SPI Master Mode Select \*/Definition at line 94 of file spi\_common\_5411x.h. 6.41.2.16 #define SPI\_CFG\_SPI\_EN (1 << 0) /\*\* SPI Slave Mode Select \*/Definition at line 93 of file spi common 5411x.h. 6.41.2.17 #define SPI\_CFG\_SPOL\_HI (1 << 8) /\*\* SSEL0 is active High \*/ Definition at line 104 of file spi\_common\_5411x.h. 6.41.2.18 #define SPI\_CFG\_SPOL\_LO (0 << 8) /\*\* SPI SSEL0 Polarity Select \*/ Definition at line 103 of file spi\_common\_5411x.h. 6.41.2.19 #define SPI\_CFG\_SPOLNUM\_HI(n) (1 << ((n) + 8)) /\*\* SSELN is active High, selects 0 - 3 \*/ Definition at line 105 of file spi\_common\_5411x.h. 6.41.2.20 #define SPI\_DIV\_VAL( n ) ((n) & 0xFFFF) /\*\* Rate divider value mask (In Master Mode only)\*/ Macro defines for SPI Divider register Definition at line 219 of file spi\_common\_5411x.h. 6.41.2.21 #define SPI\_DLY\_BITMASK (0xFFFF) /\*\* SPI DLY Register Mask \*/

Macro defines for SPI Delay register

Definition at line 110 of file spi\_common\_5411x.h.

6.41.2.22 #define SPI\_DLY\_FRAME\_DELAY( n ) (((n) & 0x0F) << 8) /\*\* Minimum time in SPI clocks between adjacent data frames. \*/

Definition at line 113 of file spi\_common\_5411x.h.

6.41.2.23 #define SPI\_DLY\_POST\_DELAY( n ) (((n) & 0x0F) << 4) /\*\* Time in SPI clocks between the end of a data frame and SSEL deassertion. \*/

Definition at line 112 of file spi\_common\_5411x.h.

6.41.2.24 #define SPI\_DLY\_PRE\_DELAY( n ) (((n) & 0x0F) << 0) /\*\* Time in SPI clocks between SSEL assertion and the beginning of a data frame \*/

Definition at line 111 of file spi\_common\_5411x.h.

6.41.2.25 #define SPI\_DLY\_TRANSFER\_DELAY( n ) (((n) & 0x0F) << 12) /\*\* Minimum time in SPI clocks that the SSEL is deasserted between transfers. \*/

Definition at line 114 of file spi\_common\_5411x.h.

6.41.2.26 #define SPI\_FIFO\_DEPTH (8) /\*\* SPI-FIFO How many entries are in the FIFO \*/

Macro defines for FIFO Status register.

Definition at line 151 of file spi\_common\_5411x.h.

6.41.2.27 #define SPI\_FIFOCFG\_DMARX (1 << 13)

Enable DMA RX

Definition at line 142 of file spi\_common\_5411x.h.

6.41.2.28 #define SPI\_FIFOCFG\_DMATX (1 << 12)

Enable DMA TX

Definition at line 141 of file spi\_common\_5411x.h.

6.41.2.29 #define SPI\_FIFOCFG\_EMPTYRX (1 << 17)

Empty the RX FIFO

Definition at line 146 of file spi\_common\_5411x.h.

6.41.2.30 #define SPI\_FIFOCFG\_EMPTYTX (1 << 16)

Empty the TX FIFO

Definition at line 145 of file spi\_common\_5411x.h.

6.41.2.31 #define SPI\_FIFOCFG\_ENABLERX (1 << 1)

Enable RX FIFO

Definition at line 140 of file spi\_common\_5411x.h.

6.41.2.32 #define SPI\_FIFOCFG\_ENABLETX (1 << 0)

SPI FIFO Configuration register bits.

Enable TX FIFO

Definition at line 139 of file spi common 5411x.h.

6.41.2.33 #define SPI\_FIFOCFG\_WAKERX (1 << 15)

Enable wakeup triggered by RX

Definition at line 144 of file spi\_common\_5411x.h.

6.41.2.34 #define SPI\_FIFOCFG\_WAKETX (1 << 14)

Enable wakeup triggered by TX

Definition at line 143 of file spi\_common\_5411x.h.

6.41.2.35 #define SPI\_FIFOINT\_BITMASK (0x001F) /\*\* FIFO interrupt Bit mask \*/

Macro defines for SPI Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCL  $\leftarrow$  R/FIFOINTSTAT registers].

Definition at line 178 of file spi\_common\_5411x.h.

6.41.2.36 #define SPI\_FIFOINT\_PERINT (1 << 4) /\*\* SPI peripheral interrupt [BIT-4 of FIFOINTSTAT register] \*/

Definition at line 183 of file spi\_common\_5411x.h.

6.41.2.37 #define SPI\_FIFOINT\_RXERR (1 << 1) /\*\* RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENCLR/FIFOINTSTAT register] \*/

Definition at line 180 of file spi\_common\_5411x.h.

6.41.2.38 #define SPI\_FIFOINT\_RXLVL (1 << 3) /\*\* RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINTENCLR/FIFOIN← TSTAT register] \*/

Definition at line 182 of file spi\_common\_5411x.h.

6.41.2.39 #define SPI\_FIFOINT\_TXERR (1 << 0) /\*\* TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCLR/FIFOINTSTAT register] \*/

Definition at line 179 of file spi\_common\_5411x.h.

6.41.2.40 #define SPI\_FIFOINT\_TXLVL (1 << 2) /\*\* TX FIFO ready interrupt [BIT-2 of FIFOINTENSET/FIFOINTENCLR/FIFOINT  $\leftarrow$  STAT register] \*/

Definition at line 181 of file spi\_common\_5411x.h.

6.41.2.41 #define SPI\_FIFOSTAT\_BITMASK (0x1F1FFB) /\*\* SPI-FIFO STAT Register BitMask \*/

Definition at line 152 of file spi\_common\_5411x.h.

```
6.41.2.42 #define SPI_FIFOSTAT_PERINT (1 << 3) /** SPI-FIFO peripheral (SPI) interrupt */
Definition at line 155 of file spi_common_5411x.h.
6.41.2.43 #define SPI_FIFOSTAT_RXERR (1 << 1) /** SPI-FIFO receive error */
Definition at line 154 of file spi_common_5411x.h.
6.41.2.44 #define SPI_FIFOSTAT_RXFULL (1 << 7) /** SPI-FIFO receiver not full */
Definition at line 159 of file spi_common_5411x.h.
6.41.2.45 #define SPI_FIFOSTAT_RXLVL( val ) (((val) >> 16) & 0x1F) /** SPI-FIFO extract receive level */
Definition at line 161 of file spi common 5411x.h.
6.41.2.46 #define SPI_FIFOSTAT_RXNOTEMPTY (1 << 6) /** SPI-FIFO receiver not empty */
Definition at line 158 of file spi_common_5411x.h.
6.41.2.47 #define SPI_FIFOSTAT_TXEMPTY (1 << 4) /** SPI-FIFO transmitter empty */
Definition at line 156 of file spi common 5411x.h.
6.41.2.48 #define SPI_FIFOSTAT_TXERR (1 << 0) /** SPI-FIFO transmit error */
Definition at line 153 of file spi_common_5411x.h.
6.41.2.49 #define SPI_FIFOSTAT_TXLVL( val ) (((val) >> 8) & 0x1F) /** SPI-FIFO extract transmit level */
Definition at line 160 of file spi common 5411x.h.
6.41.2.50 #define SPI_FIFOSTAT_TXNOTFULL (1 << 5) /** SPI-FIFO transmitter not full */
Definition at line 157 of file spi_common_5411x.h.
6.41.2.51 #define SPI_FIFOTRIG_BITMASK (0x000f0f03) /** SPI FIFO trigger settings Register BitMask */
UART FIFO trigger settings register defines.
Definition at line 166 of file spi_common_5411x.h.
6.41.2.52 #define SPI_FIFOTRIG_RXLVL( IvI ) ((IvI & 0x0f) << 16)
Set RX Level trigger
```

Definition at line 170 of file spi\_common\_5411x.h.

6.41.2.53 #define SPI\_FIFOTRIG\_RXLVL\_DEFAULT 0

Set RX default trigger level to one item

Definition at line 173 of file spi\_common\_5411x.h.

6.41.2.54 #define SPI\_FIFOTRIG\_RXLVLENA (1 << 1)

RX level enable

Definition at line 168 of file spi\_common\_5411x.h.

6.41.2.55 #define SPI\_FIFOTRIG\_TXLVL( /v/ ) ((IvI & 0x0f) << 8)

Set TX Level trigger

Definition at line 169 of file spi\_common\_5411x.h.

6.41.2.56 #define SPI\_FIFOTRIG\_TXLVL\_DEFAULT 4

Set TX default trigger level to half-full

Definition at line 172 of file spi common 5411x.h.

6.41.2.57 #define SPI\_FIFOTRIG\_TXLVLENA (1 << 0)

TX level enable

Definition at line 167 of file spi\_common\_5411x.h.

6.41.2.58 #define SPI\_INT\_BITMASK (0x0130) /\*\* SPI interrupt Enable/Disable bits \*/

Macro defines for SPI interrupt register

Definition at line 129 of file spi\_common\_5411x.h.

6.41.2.59 #define SPI\_INT\_MSTIDLE (1 << 8) /\*\* SPI master is Idle [BIT-8 of INTENSET/INTENCLR/INTSTAT register] \*/

Definition at line 132 of file spi\_common\_5411x.h.

6.41.2.60 #define SPI\_INT\_SSAEN (1 << 4) /\*\* Slave Select is asserted interrupt [BIT-4 of INTENSET/INTENCLR/INTSTAT register] \*/

Definition at line 130 of file spi\_common\_5411x.h.

6.41.2.61 #define SPI\_INT\_SSDEN (1 << 5) /\*\* Slave Select is deasserted interrupt [BIT-5 of INTENSET/INTENCLR/INTSTAT register] \*/

Definition at line 131 of file spi\_common\_5411x.h.

6.41.2.62 #define SPI\_RXDAT\_BITMASK (0x1FFFFF) /\*\* SPI RXDAT Register BitMask \*/

Macro defines for SPI FIFO Receiver Data register

Definition at line 188 of file spi\_common\_5411x.h.

```
6.41.2.63 #define SPI_RXDAT_DATA( n ) ((n) & 0xFFFF) /** Receiver Data */
Definition at line 189 of file spi_common_5411x.h.
6.41.2.64 #define SPI_RXDAT_RXSSELN( n) ((\sim((n >> 16) & 0x0f)) & 0x0f) /** Determine the active SSEL pin */
Definition at line 190 of file spi common 5411x.h.
6.41.2.65 #define SPI_RXDAT_RXSSELN_ACTIVE (0 << 16) /** The state of SSEL pin is active */
Definition at line 191 of file spi_common_5411x.h.
6.41.2.66 #define SPI_RXDAT_SOT (1 << 20) /** Start of Transfer flag */
Definition at line 192 of file spi_common_5411x.h.
6.41.2.67 #define SPI_STAT_BITMASK (0x01F0) /** SPI STAT Register BitMask */
Macro defines for SPI Status register
Definition at line 119 of file spi_common_5411x.h.
6.41.2.68 #define SPI_STAT_EOT (1 << 7) /** End Transfer flag */
Definition at line 123 of file spi_common_5411x.h.
6.41.2.69 #define SPI_STAT_MSTIDLE (1 << 8) /** Idle status flag */
Definition at line 124 of file spi_common_5411x.h.
6.41.2.70 #define SPI_STAT_SSA (1 << 4) /** Slave Select Assert */
Definition at line 120 of file spi common 5411x.h.
6.41.2.71 #define SPI_STAT_SSD (1 << 5) /** Slave Select Deassert */
Definition at line 121 of file spi_common_5411x.h.
6.41.2.72 #define SPI_STAT_STALLED (1 << 6) /** Stalled status flag */
Definition at line 122 of file spi_common_5411x.h.
6.41.2.73 #define SPI_TXDAT_ASSERT_SSEL (0) /** Assert SSEL0 pin */
Definition at line 200 of file spi_common_5411x.h.
6.41.2.74 #define SPI_TXDAT_ASSERTNUM_SSEL( n ) ((\sim(1 << (n))) & 0x0f) /** Assert SSELN pin */
```

Definition at line 201 of file spi\_common\_5411x.h.

6.41.2.75 #define SPI\_TXDAT\_BITMASK (0xF7FFFFF) /\*\* SPI TXDATCTL Register BitMask \*/

Macro defines for SPI FIFO Transmitter Data and Control register

Definition at line 197 of file spi\_common\_5411x.h.

6.41.2.76 #define SPI\_TXDAT\_CTRLMASK (0xF7F) /\*\* SPI TXDATCTL Register BitMask for control bits only \*/

Definition at line 199 of file spi\_common\_5411x.h.

6.41.2.77 #define SPI\_TXDAT\_DATA( n ) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/

Macro defines for SPI Transmitter Data Register

Definition at line 214 of file spi common 5411x.h.

6.41.2.78 #define SPI\_TXDAT\_DATA( n ) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/

Macro defines for SPI Transmitter Data Register

Definition at line 214 of file spi\_common\_5411x.h.

6.41.2.79 #define SPI\_TXDAT\_DEASSERT\_ALL (0xF) /\*\* Deassert all SSEL pins \*/

Definition at line 204 of file spi\_common\_5411x.h.

6.41.2.80 #define SPI\_TXDAT\_DEASSERT\_SSEL (1) /\*\* Deassert SSEL0 pin \*/

Definition at line 202 of file spi\_common\_5411x.h.

6.41.2.81 #define SPI\_TXDAT\_DEASSERTNUM\_SSEL( n ) (1 << (n)) /\*\* Deassert SSELN pin \*/

Definition at line 203 of file spi\_common\_5411x.h.

6.41.2.82 #define SPI\_TXDAT\_EOF (1 << 5) /\*\* End of Frame flag (FRAME\_DELAY is applied after sending the current part) \*/

Definition at line 206 of file spi common 5411x.h.

6.41.2.83 #define SPI\_TXDAT\_EOT (1 << 4) /\*\* End of Transfer flag (TRANSFER\_DELAY is applied after sending the current frame) \*/

Definition at line 205 of file spi\_common\_5411x.h.

6.41.2.84 #define SPI\_TXDAT\_FLEN( n ) (((n) & 0x0F) << 8) /\*\* Frame length - 1 \*/

Definition at line 208 of file spi\_common\_5411x.h.

6.41.2.85 #define SPI\_TXDAT\_FLENMASK (0xF << 8) /\*\* Frame length mask \*/

Definition at line 209 of file spi\_common\_5411x.h.

```
6.41.2.86 #define SPI_TXDAT_RXIGNORE (1 << 6) /** Receive Ignore Flag */
Definition at line 207 of file spi_common_5411x.h.
6.41.3 Enumeration Type Documentation
6.41.3.1 enum ROM_SPI_CLOCK_MODE_T
SPI Clock Mode.
Enumerator
    ROM_SPI_CLOCK_CPHA0_CPOL0 CPHA = 0, CPOL = 0
    ROM_SPI_CLOCK_MODE0 Alias for CPHA = 0, CPOL = 0
    ROM_SPI_CLOCK_CPHA1_CPOL0 CPHA = 0, CPOL = 1
    ROM_SPI_CLOCK_MODE1 Alias for CPHA = 0, CPOL = 1
    ROM_SPI_CLOCK_CPHA0_CPOL1 CPHA = 1, CPOL = 0
    ROM_SPI_CLOCK_MODE2 Alias for CPHA = 1, CPOL = 0
    ROM_SPI_CLOCK_CPHA1_CPOL1 CPHA = 1, CPOL = 1
    ROM_SPI_CLOCK_MODE3 Alias for CPHA = 1, CPOL = 1
Definition at line 222 of file spi common 5411x.h.
6.41.3.2 enum SPI CLOCK MODE T
SPI Clock Mode.
Enumerator
    SPI_CLOCK_CPHA0_CPOL0 CPHA = 0, CPOL = 0
    SPI_CLOCK_MODE0 Alias for CPHA = 0, CPOL = 0
    SPI_CLOCK_CPHA1_CPOL0 CPHA = 0, CPOL = 1
    SPI_CLOCK_MODE1 Alias for CPHA = 0, CPOL = 1
    SPI_CLOCK_CPHA0_CPOL1 CPHA = 1, CPOL = 0
    SPI_CLOCK_MODE2 Alias for CPHA = 1, CPOL = 0
    SPI_CLOCK_CPHA1_CPOL1 CPHA = 1, CPOL = 1
    SPI_CLOCK_MODE3 Alias for CPHA = 1, CPOL = 1
Definition at line 329 of file spi_common_5411x.h.
6.41.4 Function Documentation
6.41.4.1 __STATIC_INLINE void Chip_SPI_ClearCFGRegBits ( LPC SPI_T * pSPI, uint32_t bits )
Clear SPI CFG register values.
```

**Parameters** 

pSPI	: Base on-chip SPI peripheral address
bits	: CFG register bits to clear, amd OR'ed value of SPI_CFG_* definitions

#### Returns

Nothing

## Note

This function safely clears only the selected bits in the SPI CFG register. It can be used to disable multiple bits at once.

Definition at line 272 of file spi\_common\_5411x.h.

6.41.4.2 \_\_STATIC\_INLINE void Chip\_SPI\_ClearFIFOCfg ( LPC\_SPI\_T \* pSPI, uint32\_t cfg )

Clear FIFO Configuration register.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
cfg	: Configuration value mask (OR'ed SPI_FIFOCFG_* values like SPI_FIFOCFG_ENABLETX)

## Returns

Nothing

Definition at line 493 of file spi\_common\_5411x.h.

6.41.4.3 \_\_STATIC\_INLINE void Chip\_SPI\_ClearFIFOStatus ( LPC\_SPI\_T \* pSPI, uint32\_t mask )

Clear the FIFO status register.

## Parameters

pSPI	: Base on-chip SPI peripheral address
mask	: Mask of the status bits that needs to be cleared

## Returns

Nothing

Definition at line 519 of file spi\_common\_5411x.h.

6.41.4.4 \_\_STATIC\_INLINE void Chip\_SPI\_ClearStatus ( LPC\_SPI\_T \* pSPI, uint32\_t Flag )

Clear SPI status.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
Flag	: Clear Flag (Or-ed bit value of SPI_STAT_*)

# Returns

Nothing

Definition at line 411 of file spi\_common\_5411x.h.

6.41.4.5 void Chip\_SPI\_ConfigureSPI ( LPC\_SPI\_T \* pSPI, SPI\_CFGSETUP\_T \* pCFG ) Setup SPI configuration.

#### **Parameters**

pSPI	: Base on-chip SPI peripheral address
pCFG	: Pointer to SPI configuration structure

#### Returns

Nothing

Definition at line 63 of file spi\_common\_5411x.c.

6.41.4.6 \_\_STATIC\_INLINE void Chip\_SPI\_Delnit ( LPC\_SPI\_T \* pSPI )

Disable SPI operation.

**Parameters** 

pSPI	: Base on-chip SPI peripheral address

#### Returns

Nothing

Note

The SPI controller is disabled.

Definition at line 246 of file spi\_common\_5411x.h.

6.41.4.7 \_\_STATIC\_INLINE void Chip\_SPI\_Disable ( LPC\_SPI\_T \* pSPI )

Disable SPI peripheral.

**Parameters** 

pSPI	: Base on-chip SPI peripheral address

## Returns

Nothing

Definition at line 292 of file spi\_common\_5411x.h.

6.41.4.8 \_\_STATIC\_INLINE void Chip\_SPI\_DisableFIFOInts ( LPC\_SPI\_T \* pSPI, uint32\_t intMask )

Disable a SPI FIFO interrupt.

**Parameters** 

pSPI	: Base on-chip SPI peripheral address
intMask	: Or'ed value of SPI_FIFOINT_* values to disable (See SPI_FIFOINT_BITMASK)

## Returns

Nothing

Definition at line 574 of file spi\_common\_5411x.h.

6.41.4.9 \_\_STATIC\_INLINE void Chip\_SPI\_DisableInts ( LPC\_SPI\_T \* pSPI, uint32\_t intMask )

Disable a SPI interrupt.

### **Parameters**

pSPI	: Base on-chip SPI peripheral address
intMask	: Or'ed value of SPI_INT_* values to disable (See SPI_INT_BITMASK)

## Returns

Nothing

Definition at line 433 of file spi\_common\_5411x.h.

6.41.4.10 \_\_STATIC\_INLINE void Chip\_SPI\_Enable ( LPC\_SPI\_T \* pSPI )

Enable SPI peripheral.

**Parameters** 

pSPI	: Base on-chip SPI peripheral address
------	---------------------------------------

## Returns

Nothing

Definition at line 282 of file spi\_common\_5411x.h.

6.41.4.11 \_\_STATIC\_INLINE void Chip\_SPI\_EnableFIFOInts ( LPC\_SPI\_T \* pSPI, uint32\_t intMask )

Enable a SPI FIFO interrupt.

## Parameters

pSPI	: Base on-chip SPI peripheral address
intMask	: Or'ed value of SPI_FIFOINT_* values to enable

## Returns

Nothing

Definition at line 563 of file spi\_common\_5411x.h.

6.41.4.12 \_\_STATIC\_INLINE void Chip\_SPI\_EnableInts ( LPC\_SPI\_T \* pSPI, uint32\_t intMask )

Enable a SPI interrupt.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
intMask	: Or'ed value of SPI_INT_* values to enable

## Returns

Nothing

Definition at line 422 of file spi\_common\_5411x.h.

6.41.4.13 \_\_STATIC\_INLINE void Chip\_SPI\_EnableLSBFirst ( LPC\_SPI\_T \* pSPI )

Enable LSB First transfers.

**Parameters** 

pSPI : Base on-chip SPI peripheral address

Returns

Nothing

Definition at line 313 of file spi\_common\_5411x.h.

6.41.4.14 \_\_STATIC\_INLINE void Chip\_SPI\_EnableMSBFirst ( LPC\_SPI\_T \* pSPI )

Enable MSB First transfers.

**Parameters** 

*pSPI* : Base on-chip SPI peripheral address

Returns

Nothing

Definition at line 323 of file spi\_common\_5411x.h.

6.41.4.15 \_\_STATIC\_INLINE void Chip\_SPI\_EnableSlaveMode ( LPC\_SPI\_T \* pSPI )

Enable SPI slave mode.

**Parameters** 

*pSPI* : Base on-chip SPI peripheral address

Returns

Nothing

Note

SPI master mode will be disabled with this call.

Definition at line 303 of file spi\_common\_5411x.h.

6.41.4.16 \_\_STATIC\_INLINE void Chip\_SPI\_FlushFifos ( LPC\_SPI\_T \* pSPI )

Flush FIFOs.

**Parameters** 

pSPI : Base on-chip SPI peripheral address

Returns

Nothing

Definition at line 672 of file spi\_common\_5411x.h.

6.41.4.17 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetEnabledInts ( LPC\_SPI\_T \* pSPI )

Return enabled SPI interrupts.

#### **Parameters**

pSPI : Base on-chip SPI peripheral address

#### Returns

An Or'ed value of SPI\_INT\_\* values

## Note

Mask the return value with a SPI\_INT\_\* value to determine (See SPI\_INT\_BITMASK) if the interrupt is enabled.

INTSTAT contains enabled interrupts, not pending interrupts.

Definition at line 446 of file spi\_common\_5411x.h.

6.41.4.18 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetFIFOEnabledInts ( LPC\_SPI\_T \* pSPI )

Return enabled SPI FIFO interrupts.

#### **Parameters**

pSPI	: Base on-chip SPI peripheral address

## Returns

An Or'ed value of SPI\_FIFOINT\_\* values

Definition at line 584 of file spi\_common\_5411x.h.

6.41.4.19 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetFIFOPendingInts ( LPC\_SPI\_T \* pSPI )

Return pending SPI FIFO interrupts.

### **Parameters**

00/	D 1: ODI : 1 1 1
ρSPI	: Base on-chip SPI peripheral address

## Returns

An Or'ed value of SPI\_FIFOINT\_\* values

Definition at line 594 of file spi\_common\_5411x.h.

6.41.4.20 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetFIFOStatus ( LPC\_SPI\_T \* pSPI )

Get the current status of SPI controller FIFO.

# **Parameters**

pSPI : Base on-chip SPI peripheral address
--

# Returns

SPI Status (Or-ed bit value of SPI\_FIFOSTAT\_\*)

## Note

Mask the return value with a value of type SPI\_FIFOSTAT\_\* to determine if that status is active.

Definition at line 508 of file spi\_common\_5411x.h.

 $6.41.4.21 \quad \_{\tt STATIC\_INLINE\ uint 32\_t\ Chip\_SPI\_GetFIFOT rigLevel\ (\ \ LPC\_SPI\_T*pSPI\ )}$ 

Get SPI FIFO trigger-level.

#### **Parameters**

pSPI : Base of on-chip SPI peripheral

#### Returns

Returns the complete raw trigger register.

Definition at line 548 of file spi\_common\_5411x.h.

6.41.4.22 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetPendingInts ( LPC\_SPI\_T \* pSPI )

Return pending SPI interrupts.

**Parameters** 

pSPI : Base on-chip SPI peripheral address

## Returns

An Or'ed value of SPI\_INT\_\* values

Definition at line 456 of file spi\_common\_5411x.h.

6.41.4.23 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_GetStatus ( LPC\_SPI\_T \* pSPI )

Get the current status of SPI controller.

**Parameters** 

pSPI : Base on-chip SPI peripheral address

## Returns

SPI Status (Or-ed bit value of SPI\_STAT\_\*)

Note

Mask the return value with a value of type SPI\_STAT\_\* to determine if that status is active.

Definition at line 400 of file spi\_common\_5411x.h.

6.41.4.24 int Chip\_SPI\_Init ( LPC\_SPI\_T \* pSPI )

Initialize the SPI.

**Parameters** 

pSPI : The base SPI peripheral on the chip

## Returns

**Nothing** 

Definition at line 50 of file spi\_common\_5411x.c.

6.41.4.25 \_\_STATIC\_INLINE uint32\_t Chip\_SPI\_ReadRawRXFifo ( LPC\_SPI\_T \* pSPI )

Read raw data from receive FIFO with status bits.

#### **Parameters**

pSPI	: Base on-chip SPI peripheral address

## Returns

Current value in receive data FIFO plus status bits

Definition at line 607 of file spi\_common\_5411x.h.

6.41.4.26 \_\_STATIC\_INLINE uint16\_t Chip\_SPI\_ReadRXData ( LPC SPI\_T \* pSPI )

Read data from receive FIFO masking off status bits.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address

#### Returns

Current value in receive data FIFO

#### Note

The entire register is read, but only the low 16-bits are returned.

Definition at line 620 of file spi\_common\_5411x.h.

6.41.4.27 \_\_STATIC\_INLINE void Chip\_SPI\_SetCFGRegBits ( LPC\_SPI\_T \* pSPI, uint32\_t bits )

Set SPI CFG register values.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
bits	: CFG register bits to set, amd OR'ed value of SPI_CFG_* definitions

## Returns

Nothing

## Note

This function safely sets only the selected bits in the SPI CFG register. It can be used to enable multiple bits at once.

Definition at line 259 of file spi\_common\_5411x.h.

6.41.4.28 \_\_STATIC\_INLINE void Chip\_SPI\_SetCSPolHigh ( LPC\_SPI\_T \* pSPI, uint8\_t csNum )

Set polarity on the SPI chip select high.

**Parameters** 

pSPI	: Base on-chip SPI peripheral address
csNum	: Chip select number, 0 - 3

## Returns

Nothing

#### Note

SPI chip select polarity is active high.

Definition at line 359 of file spi\_common\_5411x.h.

6.41.4.29 \_\_STATIC\_INLINE void Chip\_SPI\_SetCSPolLow ( LPC\_SPI\_T \* pSPI, uint8\_t csNum )

Set polarity on the SPI chip select low.

#### **Parameters**

pSPI	: Base on-chip SPI peripheral address
csNum	: Chip select number, 0 - 3

## Returns

Nothing

## Note

SPI chip select polarity is active low.

Definition at line 371 of file spi\_common\_5411x.h.

6.41.4.30 \_\_STATIC\_INLINE void Chip\_SPI\_SetFIFOCfg ( LPC\_SPI\_T \* pSPI, uint32\_t cfg )

Set FIFO Configuration register.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
cfg	: Configuration value mask (OR'ed SPI_FIFOCFG_* values like SPI_FIFOCFG_ENABLETX)

## Returns

Nothing

Definition at line 482 of file spi\_common\_5411x.h.

6.41.4.31 \_\_STATIC\_INLINE void Chip\_SPI\_SetFIFOTrigLevel ( LPC\_SPI\_T \* pSPI, uint8\_t  $tx_lvl$ , uint8\_t  $rx_lvl$  )

Setup SPI FIFO trigger-level.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
tx_lvl	: TX Trigger level [Valid values 0 to 7]
rx_lvl	: RX Trigger level [Valid values 0 to 7]

#### Returns

Nothing

## Note

When  $tx_l v l = 0$ ; trigger will happen when TX FIFO is empty if  $tx_l v l = 7$ ; trigger will happen when TX FIFO has at least one free space

When  $rx_lvl = 0$ ; trigger will happen when RX FIFO has at least one data in it, if  $rx_lvl = 7$ ; trigger will happen when RX FIFO is full and cannot receive anymore data.

Definition at line 538 of file spi\_common\_5411x.h.

6.41.4.32 \_\_STATIC\_INLINE void Chip\_SPI\_SetSPIMode ( LPC\_SPI\_T \* pSPI, SPI\_CLOCK\_MODE\_T mode )

#### Set SPI mode.

#### **Parameters**

ſ	pSPI	: Base on-chip SPI peripheral address
Ī	mode	: SPI mode to set the SPI interface to

## Returns

Nothing

Definition at line 346 of file spi common 5411x.h.

6.41.4.33 \_\_STATIC\_INLINE void Chip\_SPI\_SetTXCTRLData ( LPC\_SPI\_T \* pSPI, uint16\_t ctrl, uint16\_t data )

Write FIFOWR register: writes control options and data.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
ctrl	: Control bits to be set
data	: Data to be transfered

## Returns

Nothing

### Note

This function safely sets only set bits in FIFOWR control register. It can be used to enable multiple options at once.

Definition at line 648 of file spi\_common\_5411x.h.

6.41.4.34 \_\_STATIC\_INLINE void Chip\_SPI\_WriteFIFO ( LPC\_SPI\_T \* pSPI, uint32\_t data )

Write FIFOWR register: writes 32-bit value to FIFO.

## **Parameters**

pSPI	: Base on-chip SPI peripheral address
data	: Control and Data to be transfered

# Returns

Nothing

Definition at line 634 of file spi\_common\_5411x.h.

6.41.4.35 \_\_STATIC\_INLINE void Chip\_SPI\_WriteTXData ( LPC\_SPI\_T \* pSPI, uint16\_t data )

Write data to transmit FIFO.

# **Parameters**

pSPI	: Base on-chip SPI peripheral address
data	: Data to write

## Returns

Nothing

Definition at line 660 of file spi\_common\_5411x.h.

## 6.42 CHIP: LPC5411X SPI master driver

## 6.42.1 Detailed Description

#### **Data Structures**

```
    struct SPIM_DELAY_CONFIG_T
        SPI Delay Configure Struct.
    struct SPIM_XFER_T
```

SPI Master transfer data context.

## **Macros**

```
• #define SPIM_XFER_OPT_FRAME_DLY (1 << 0) /* frame delay between frames */
```

- #define SPIM\_XFER\_OPT\_FRAME\_ASSERT (1 << 1) /\* assert/de-assert ssel for each frame \*/
- #define SPIM\_XFER\_OPT\_DMA (1 << 2) /\* use DMA \*/</li>

#### **Enumerations**

```
    enum SPIM_EVENT_T {
        SPIM_EVENT_WAIT, SPIM_EVENT_ERRORTX, SPIM_EVENT_ERRORX, SPIM_EVENT_ERROR,
        SPIM_EVENT_DONE }
        SPI master Xfer events.
    enum SPIM_XFER_STATE_T {
        SPI_XFER_STATE_IDLE, SPI_XFER_STATE_BUSY, SPI_XFER_STATE_DONE, SPI_XFER_STATE_S
        TALL,
        SPI_XFER_STATE_ERROR }
```

States of SPI Master Xfer.

## **Functions**

```
    STATIC INLINE uint32 t Chip SPIM GetClockRate (LPC SPI T *pSPI)

     Get SPI master bit rate.

    uint32_t Chip_SPIM_SetClockRate (LPC_SPI_T *pSPI, uint32_t rate)

     Set SPI master bit rate.

    void Chip SPIM DelayConfig (LPC SPI T*pSPI, SPIM DELAY CONFIG T*pConfig)

     Config SPI Delay parameters.

    STATIC INLINE void Chip SPIM ForceEndOfTransfer (LPC SPI T *pSPI)

     Forces an end of transfer for the current master transfer.

    __STATIC_INLINE void Chip_SPIM_EnableLoopBack (LPC_SPI_T *pSPI)

     Enable loopback mode.

    STATIC INLINE void Chip SPIM DisableLoopBack (LPC SPI T *pSPI)

     Disable loopback mode.

    void Chip_SPIM_XferHandler (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)

     SPI master transfer state change handler.

    void Chip SPIM Xfer (LPC SPI T*pSPI, SPIM XFER T*xfer)

     Start non-blocking SPI master transfer.

    void Chip_SPIM_XferFIFO (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)

     Start polled SPI master transfer.

    void Chip_SPIM_XferBlocking (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)
```

Perform blocking SPI master transfer.

## 6.42.2 Macro Definition Documentation

6.42.2.1 #define SPIM\_XFER\_OPT\_DMA (1 << 2) /\* use DMA \*/

Definition at line 147 of file spim 5411x.h.

6.42.2.2 #define SPIM XFER OPT FRAME ASSERT (1 << 1) /\* assert/de-assert ssel for each frame \*/

Definition at line 146 of file spim 5411x.h.

6.42.2.3 #define SPIM\_XFER\_OPT\_FRAME\_DLY (1 << 0) /\* frame delay between frames \*/

Definition at line 145 of file spim\_5411x.h.

## 6.42.3 Enumeration Type Documentation

6.42.3.1 enum SPIM\_EVENT\_T

SPI master Xfer events.

#### **Enumerator**

SPIM\_EVENT\_WAIT SPI Xfer is waiting to be complete SPIM\_EVENT\_ERRORTX SPI TX underflow error SPIM\_EVENT\_ERRORRX SPI RX overflow error SPIM\_EVENT\_ERROR SPI Xfer ended with an error! SPIM\_EVENT\_DONE SPI Xfer completed without errors

Definition at line 126 of file spim\_5411x.h.

6.42.3.2 enum SPIM\_XFER\_STATE\_T

States of SPI Master Xfer.

#### Enumerator

SPI\_XFER\_STATE\_IDLE Transfer is idle and not started
 SPI\_XFER\_STATE\_BUSY Transfer has started and in progress
 SPI\_XFER\_STATE\_DONE Transfer is complete without errors
 SPI\_XFER\_STATE\_STALL SPI Bus stalled
 SPI\_XFER\_STATE\_ERROR SPI transfer terminated with errors

Definition at line 137 of file spim\_5411x.h.

## 6.42.4 Function Documentation

 $\textbf{6.42.4.1} \quad \text{void Chip\_SPIM\_DelayConfig ( } \textbf{LPC\_SPI\_T} * \textit{pSPI, } \textbf{SPIM\_DELAY\_CONFIG\_T} * \textit{pConfig } \textbf{)}$ 

Config SPI Delay parameters.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
pConfig	: SPI Delay Configure Struct (See SPIM_DELAY_CONFIG_T)

### Returns

Nothing

Definition at line 152 of file spim\_5411x.c.

6.42.4.2 \_\_STATIC\_INLINE void Chip\_SPIM\_DisableLoopBack ( LPC\_SPI\_T \* pSPI )

Disable loopback mode.

**Parameters** 

pSP	: The base of SPI peripheral on the chip

### Returns

Nothing

Definition at line 116 of file spim 5411x.h.

6.42.4.3 \_\_STATIC\_INLINE void Chip\_SPIM\_EnableLoopBack ( LPC\_SPI\_T \* pSPI )

Enable loopback mode.

**Parameters** 

pSPI: The base of SPI peripheral on the chip
--

### Returns

Nothing

Note

Serial input is taken from the serial output (MOSI or MISO) rather than the serial input pin.

Definition at line 106 of file spim\_5411x.h.

6.42.4.4 \_\_STATIC\_INLINE void Chip\_SPIM\_ForceEndOfTransfer ( LPC\_SPI\_T \* pSPI )

Forces an end of transfer for the current master transfer.

**Parameters** 

```
pSPI : The base of SPI peripheral on the chip
```

### Returns

Nothing

Note

Use this function to perform an immediate end of trasnfer for the current master operation. If the master is currently transferring data started with the Chip\_SPIM\_Xfer function, this terminates the transfer after the current byte completes and completes the transfer.

Definition at line 94 of file spim\_5411x.h.

6.42.4.5 \_\_STATIC\_INLINE uint32\_t Chip\_SPIM\_GetClockRate ( LPC\_SPI\_T \* pSPI )

Get SPI master bit rate.

**Parameters** 

```
pSPI : The base of SPI peripheral on the chip
```

### Returns

The actual SPI clock bit rate

Definition at line 51 of file spim\_5411x.h.

```
6.42.4.6 uint32_t Chip_SPIM_SetClockRate ( LPC_SPI_T * pSPI, uint32_t rate )
```

Set SPI master bit rate.

#### **Parameters**

pSPI	: The base of SPI peripheral on the chip
rate	: Desired clock bit rate for the SPI interface

### Returns

The actual SPI clock bit rate

# Note

This function will set the SPI clock divider to get closest to the desired rate as possible.

Definition at line 125 of file spim 5411x.c.

```
6.42.4.7 void Chip_SPIM_Xfer ( LPC_SPI_T * pSPI, SPIM_XFER_T * xfer )
```

Start non-blocking SPI master transfer.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIM_XFER_T structure see notes below

# Returns

Nothing

# Note

This function starts a non-blocking SPI master transfer with the parameters setup in the passed SPIM\_XF← ER\_T structure. Once the transfer is started, the interrupt handler must call Chip\_SPIM\_XferHandler to keep the transfer going and fed with data. This function should only be called when the master is idle.

This function must be called with the options and sselNum fields correctly setup. Initial data buffers and the callback pointer must also be setup. No sanity checks are performed on the passed data.

# Example call:

SPIM\_XFER\_T mxfer; mxfer.pCB = (&)masterCallbacks; mxfer.sselNum = 2; // Use chip select 2 mxfer.options =

SPI\_TXDAT\_FLEN(8); // 8 data bits, supports 1 - 16 bits mxfer.options |= SPI\_TXDAT\_EOT | SPI\_TXDAT\_EOF; // Apply frame and transfer delays to master transfer mxfer.options |= SPI\_TXDAT\_RXIGNORE; // Ignore RX data, will toss receive data regardless of pRXData8 or pRXData16 buffer mxfer.pTXData8 = SendBuffer; mxfer.txCount = 16; // Number of bytes to send before SPIMasterXferSend callback is called mxfer.pRXData8 = RecvBuffer; // Will not receive data if pRXData8/pRXData16 is NULL or SPI\_TXDAT\_RXIGNORE option is set mxfer.rxCount = 16; // Number of bytes to receive before SPIMasterXferRecv callback is called Chip\_SPIM\_Xfer(LPC\_SPI0, &mxfer); // Start transfer

Note that the transfer, once started, needs to be constantly fed by the callbacks. The txCount and rxCount field only indicate the buffer size before the callbacks are called. To terminate the transfer, the SPIMasterXferSend callback must set the terminate field.

Definition at line 209 of file spim\_5411x.c.

6.42.4.8 void Chip\_SPIM\_XferBlocking ( LPC\_SPI\_T \* pSPI, SPIM\_XFER\_T \* xfer )

Perform blocking SPI master transfer.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIM_XFER_T structure see notes below

#### Returns

Nothing

#### Note

This function starts a blocking SPI master transfer with the parameters setup in the passed SPIM\_XFER\_T structure. Once the transfer is started, the callbacks in Chip\_SPIM\_XferHandler may be called to keep the transfer going and fed with data. SPI interrupts must be disabled prior to calling this function. It is not recommended to use this function.

Definition at line 275 of file spim 5411x.c.

6.42.4.9 void Chip\_SPIM\_XferFIFO ( LPC\_SPI\_T \* pSPI, SPIM\_XFER\_T \* xfer )

Start polled SPI master transfer.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIM_XFER_T structure see notes below

### Returns

Nothing

# Note

This function starts a polled SPI master transfer with the parameters setup in the passed SPIM\_XFER\_T structure. This function should only be called when the master is idle.

This function forces the xfer counts to be smaller than the FIFO size. For small transfers, this is very efficient as there are no interrupts or DMA.

This function must be called with the options and sselNum fields set correctly Initial data buffers. The xfer transmit buffer is limited to the size of the FIFO.

Definition at line 240 of file spim\_5411x.c.

```
6.42.4.10 void Chip_SPIM_XferHandler ( LPC_SPI_T * pSPI, SPIM_XFER_T * xfer )
```

SPI master transfer state change handler.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIM_XFER_T structure see notes below

# Returns

Nothing

### Note

See SPIM\_XFER\_T for more information on this function. When using this function, the SPI master interrupts should be enabled and setup in the SPI interrupt handler to call this function when they fire. This function is meant to be called from the interrupt handler.

Definition at line 161 of file spim\_5411x.c.

# 6.43 CHIP: LPC5411X SPI slave driver

# 6.43.1 Detailed Description

### **Data Structures**

struct SPIS\_XFER\_T

# **Enumerations**

enum SPIS\_EVENT\_T {
 SPIS\_EVENT\_SASSERT, SPIS\_EVENT\_SDEASSERT, SPIS\_EVENT\_DONE, SPIS\_EVENT\_ERRORTX,
 SPIS\_EVENT\_ERRORRX, SPIS\_EVENT\_THRESHOLD }

Slave callback events.

### **Functions**

```
    void Chip_SPIS_Init (LPC_SPI_T *pSPI)
```

SPI slave initialization.

void Chip\_SPIS\_EnableInts (LPC\_SPI\_T \*pSPI)

SPI slave interrupt enable.

void Chip\_SPIS\_DisableInts (LPC\_SPI\_T \*pSPI)

SPI slave interrupt disable.

void Chip\_SPIS\_LoadFIFO (LPC\_SPI\_T \*pSPI, SPIS\_XFER\_T \*xfer)

Load slave transmit FIFO.

void Chip\_SPIS\_ReadFIFO (LPC\_SPI\_T \*pSPI, SPIS\_XFER\_T \*xfer)

SPI slave FIFO read.

void Chip\_SPIS\_XferHandler (LPC\_SPI\_T \*pSPI, SPIS\_XFER\_T \*xfer)

SPI slave transfer state change handler.

# 6.43.2 Enumeration Type Documentation

```
6.43.2.1 enum SPIS_EVENT_T
```

Slave callback events.

# **Enumerator**

```
SPIS_EVENT_SASSERT Slave select line asserted
```

SPIS\_EVENT\_SDEASSERT Slave select line de-asserted

**SPIS\_EVENT\_DONE** Slave done with this transfer [More data can be provided]

SPIS\_EVENT\_ERRORTX TX Underflow error

SPIS\_EVENT\_ERRORRX RX Overflow error

SPIS\_EVENT\_THRESHOLD Slave transfer has reached its threshold

Definition at line 47 of file spis\_5411x.h.

# 6.43.3 Function Documentation

6.43.3.1 void Chip\_SPIS\_DisableInts ( LPC SPI T \* pSPI )

SPI slave interrupt disable.

### **Parameters**

pSPI : The base of SPI peripheral on the chip

Returns

Nothing

Note

Clears / disables the following SPI interrupts: SPI\_INT\_SSAEN, SPI\_INT\_SSDEN. Clears / disables the following FIFO interrupts: SPI\_FIFOINT\_RXERR, SPI\_FIFOINT\_TXERR, SPI\_FIFOINT\_RXLVL, and SPI\_FI  $\leftarrow$  FOINT\_TXLVL.

Definition at line 132 of file spis\_5411x.c.

6.43.3.2 void Chip\_SPIS\_EnableInts ( LPC\_SPI\_T \* pSPI )

SPI slave interrupt enable.

**Parameters** 

pSPI : The base of SPI peripheral on the chip

Returns

Nothing

Note

Clears / enables the following SPI interrupts: SPI\_INT\_SSAEN, SPI\_INT\_SSDEN. Clears / enables the following FIFO interrupts: SPI\_FIFOINT\_RXERR, SPI\_FIFOINT\_TXERR, SPI\_FIFOINT\_RXLVL, and SPI\_FI  $\leftarrow$  FOINT\_TXLVL.

Definition at line 122 of file spis\_5411x.c.

6.43.3.3 void Chip\_SPIS\_Init ( LPC\_SPI\_T \* pSPI )

SPI slave initialization.

**Parameters** 

*pSPI* : The base of SPI peripheral on the chip

Returns

Nothing

Note

Initializes a slave SPI port.

Definition at line 110 of file spis\_5411x.c.

6.43.3.4 void Chip\_SPIS\_LoadFIFO ( LPC\_SPI\_T \* pSPI, SPIS\_XFER\_T \* xfer )

Load slave transmit FIFO.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIS_XFER_T structure see notes below

### Returns

Nothing

### Note

Prime the transmit FIFO with data prior to the master xfer start. If data is not pre-buffered, the initial slave transmit data will always be 0x0 with a slave transmit underflow status.

Definition at line 142 of file spis\_5411x.c.

```
6.43.3.5 void Chip_SPIS_ReadFIFO ( LPC_SPI_T * pSPI, SPIS_XFER_T * xfer )
```

SPI slave FIFO read.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIS_XFER_T structure

### Returns

Nothing

#### Note

This function reads all RX FIFO data into the xfer RX buffer. Interrupts are not required and should be disabled prior to calling this function.

Definition at line 163 of file spis\_5411x.c.

```
6.43.3.6 void Chip_SPIS_XferHandler ( LPC_SPI_T * pSPI, SPIS_XFER_T * xfer )
```

SPI slave transfer state change handler.

### **Parameters**

pSPI	: The base of SPI peripheral on the chip
xfer	: Pointer to a SPIS_XFER_T structure see notes below

# Returns

**Nothing** 

### Note

See SPIS\_XFER\_T for more information on this function. When using this function, the SPI slave interrupts should be enabled and setup in the SPI interrupt handler to call this function when they fire. This function is meant to be called from the interrupt handler. The SPIS\_XFER\_T data does not need to be setup prior to the call and should be setup by the callbacks instead.

The callbacks are handled in the interrupt handler. If you are getting overflow or underflow errors, you might need to lower the speed of the master clock or extend the master's select assetion time.

Definition at line 177 of file spis\_5411x.c.

# 6.44 CHIP: LPC5411X State Configurable Timer PWM driver

# 6.44.1 Detailed Description

For more information on how to use the driver please visit the FAQ page at www.lpcware.com

# **Functions**

- \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_GetTicksPerCycle (LPC\_SCT\_T \*pSCT)

  Get number of ticks per PWM cycle.
- \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_PercentageToTicks (LPC\_SCT\_T \*pSCT, uint8\_t percent)

  Converts a percentage to ticks.
- \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_GetDutyCycle (LPC\_SCT\_T \*pSCT, uint8\_t index)
   Get number of ticks on per PWM cycle.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_SetDutyCycle (LPC\_SCT\_T \*pSCT, uint8\_t index, uint32\_t ticks)

  Get number of ticks on per PWM cycle.
- $\bullet \ \_\_{\sf STATIC\_INLINE} \ void \ {\sf Chip\_SCTPWM\_Init} \ ({\sf LPC\_SCT\_T} \ *pSCT)$

Initialize the SCT/PWM clock and reset.

- \_\_STATIC\_INLINE void Chip\_SCTPWM\_Start (LPC\_SCT\_T \*pSCT)
   Start the SCT PWM.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_Stop (LPC\_SCT\_T \*pSCT)

  Stop the SCT PWM.
- void Chip\_SCTPWM\_SetRate (LPC\_SCT\_T \*pSCT, uint32\_t freq)

Sets the frequency of the generated PWM wave.

• void Chip\_SCTPWM\_SetOutPin (LPC\_SCT\_T \*pSCT, uint8\_t index, uint8\_t pin)

Setup the OUTPUT pin and associate it with an index.

# 6.44.2 Function Documentation

```
6.44.2.1 __STATIC_INLINE uint32_t Chip_SCTPWM_GetDutyCycle ( LPC_SCT_T * pSCT, uint8_t index )
```

Get number of ticks on per PWM cycle.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
index	: Index of the PWM 1 to N (see notes)

### Returns

Number of ticks for which the output will be ON per cycle

### Note

index will be 1 to N where N is the "Number of match registers available in the SCT - 1" or "Number of OUTPUT pins available in the SCT" whichever is minimum.

Definition at line 86 of file sct\_pwm\_5411x.h.

6.44.2.2 \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_GetTicksPerCycle ( LPC\_SCT\_T \* pSCT )

Get number of ticks per PWM cycle.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
------	--

# Returns

Number ot ticks that will be counted per cycle

# Note

Return value of this function will be vaild only after calling Chip\_SCTPWM\_SetRate()

Definition at line 56 of file sct pwm 5411x.h.

```
6.44.2.3 __STATIC_INLINE void Chip_SCTPWM_Init ( LPC_SCT_T * pSCT )
```

Initialize the SCT/PWM clock and reset.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip

### Returns

None

Definition at line 113 of file sct\_pwm\_5411x.h.

6.44.2.4 \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_PercentageToTicks ( LPC\_SCT\_T \* pSCT, uint8\_t percent )

Converts a percentage to ticks.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
percent	: Percentage to convert (0 - 100)

# Returns

Number of ticks corresponding to given percentage

# Note

Do not use this function when using very low pwm rate (like 100Hz or less), on a chip that has very high frequency as the calculation might cause integer overflow

Definition at line 71 of file sct\_pwm\_5411x.h.

6.44.2.5 \_\_STATIC\_INLINE void Chip\_SCTPWM\_SetDutyCycle ( LPC\_SCT\_T \* pSCT, uint8\_t index, uint32\_t ticks )

Get number of ticks on per PWM cycle.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
index	: Index of the PWM 1 to N (see notes)
ticks	: Number of ticks the output should say ON

### Returns

None

### Note

index will be 1 to N where N is the "Number of match registers available in the SCT - 1" or "Number of OUTP ← UT pins available in the SCT" whichever is minimum. The new duty cycle will be effective only after completion of current PWM cycle.

Definition at line 103 of file sct\_pwm\_5411x.h.

6.44.2.6 void Chip\_SCTPWM\_SetOutPin ( LPC\_SCT\_T \* pSCT, uint8\_t index, uint8\_t pin )

Setup the OUTPUT pin and associate it with an index.

### **Parameters**

pSCT	: The base of the SCT peripheral on the chip
index	: Index of PWM 1 to N (see notes)
pin	: COUT pin to be associated with the index

### Returns

None

### Note

index will be 1 to N where N is the "Number of match registers available in the SCT - 1" or "Number of OUTPUT pins available in the SCT" whichever is minimum.

Definition at line 51 of file sct\_pwm\_5411x.c.

6.44.2.7 void Chip\_SCTPWM\_SetRate ( LPC\_SCT\_T \* pSCT, uint32\_t freq )

Sets the frequency of the generated PWM wave.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
freq	: Frequency in Hz

# Returns

None

Definition at line 67 of file sct\_pwm\_5411x.c.

6.44.2.8 \_\_STATIC\_INLINE void Chip\_SCTPWM\_Start ( LPC\_SCT\_T \* pSCT )

Start the SCT PWM.

**Parameters** 

pSCT : The base of SCT peripheral on the chip

Returns

None

Note

This function must be called after all the configuration is completed. Do not call Chip\_SCTPWM\_SetRate() or Chip\_SCTPWM\_SetOutPin() after the SCT/PWM is started. Use Chip\_SCTPWM\_Stop() to stop the SCT/ $\hookleftarrow$  PWM before reconfiguring, Chip\_SCTPWM\_SetDutyCycle() can be called when the SCT/PWM is running to change the DutyCycle.

Definition at line 129 of file sct\_pwm\_5411x.h.

6.44.2.9 \_\_STATIC\_INLINE void Chip\_SCTPWM\_Stop ( LPC\_SCT\_T \* pSCT )

Stop the SCT PWM.

**Parameters** 

pSCT : The base of SCT peripheral on the chip

Returns

None

Definition at line 139 of file sct\_pwm\_5411x.h.

# 6.45 CHIP: LPC5411X State Configurable Timer driver

# 6.45.1 Detailed Description

### **Data Structures**

• struct LPC\_SCT\_T

State Configurable Timer register block structure.

### **Macros**

```
    #define CONFIG SCT nEV (13)
```

- #define CONFIG\_SCT\_nRG (13)
- #define CONFIG\_SCT\_nOU (8)
- #define CONFIG\_SCT\_nIN (8)
- #define SCT\_CONFIG\_16BIT\_COUNTER 0x00000000

Macro defines for SCT configuration register.

- #define SCT\_CONFIG\_32BIT\_COUNTER 0x00000001
- #define SCT CONFIG CLKMODE BUSCLK (0x0 << 1)</li>
- #define SCT CONFIG CLKMODE SCTCLK (0x1 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_INCLK (0x2 << 1)</li>
- #define SCT CONFIG CLKMODE INEDGECLK (0x3 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_SYSCLK (0x0 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_PRESCALED\_SYSCLK (0x1 << 1)</li>
- #define SCT CONFIG CLKMODE SCT INPUT (0x2 << 1)</li>
- #define SCT CONFIG CLKMODE PRESCALED SCT INPUT (0x3 << 1)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_0 (0x0UL << 3)
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_0 (0x1UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_1 (0x2UL << 3)</li>
- #define SCT CONFIG CKSEL FALLING IN 1 (0x3UL << 3)
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_2 (0x4UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_2 (0x5UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_3 (0x6UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_3 (0x7UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_4 (0x8UL << 3)</li>
   #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_4 (0x9UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_5 (0xAUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_5 (0xBUL << 3)
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_6 (0xCUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_6 (0xDUL << 3)
- #define SCT CONFIG CKSEL RISING IN 7 (0xEUL << 3)
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_7 (0xFUL << 3)</li>
- #define SCT CONFIG NORELOADL U (0x1 << 7)</li>
- #define SCT\_CONFIG\_NORELOADH (0x1 << 8)</li>
- #define SCT\_CONFIG\_AUTOLIMIT\_U (0x1UL << 17)</li>
- #define SCT\_CONFIG\_AUTOLIMIT\_L (0x1UL << 17)</li>
- #define SCT\_CONFIG\_AUTOLIMIT\_H (0x1UL << 18)</li>
- #define COUNTUP\_TO\_LIMIT\_THEN\_CLEAR\_TO\_ZERO 0

Macro defines for SCT control register.

#define COUNTUP\_TO\_LIMIT\_THEN\_CLEAR\_TO\_ZERO 0

Macro defines for SCT control register.

- #define COUNTUP TO LIMIT THEN COUNTDOWN TO ZERO 1
- #define COUNTUP\_TO LIMIT\_THEN\_COUNTDOWN\_TO\_ZERO 1

```
    #define SCT_CTRL_STOP_L (1 << 1)</li>

    #define SCT CTRL HALT L (1 << 2)</li>

    #define SCT_CTRL_CLRCTR_L (1 << 3)</li>

    #define SCT_CTRL_BIDIR_L(x) (((x) & 0x01) << 4)</li>

    #define SCT_CTRL_PRE_L(x) (((x) & 0xFF) << 5)</li>

    #define SCT CTRL STOP H (1 << 17)</li>

    #define SCT_CTRL_HALT_H (1 << 18)</li>

    #define SCT_CTRL_CLRCTR_H (1 << 19)</li>

    #define SCT_CTRL_BIDIR_H(x) (((x) & 0x01) << 20)</li>

    #define SCT_CTRL_PRE_H(x) (((x) & 0xFF) << 21)</li>

    #define SCT_EV_CTRL_MATCHSEL(reg)_(reg << 0)</li>

    #define SCT_EV_CTRL_HEVENT_L (0UL << 4)</li>

    #define SCT_EV_CTRL_HEVENT_H (1UL << 4)</li>

    #define SCT_EV_CTRL_OUTSEL_INPUT (0UL << 5)</li>

    #define SCT_EV_CTRL_OUTSEL_OUTPUT (0UL << 5)</li>

    #define SCT_EV_CTRL_IOSEL(signal) (signal << 6)</li>

    #define SCT_EV_CTRL_IOCOND_LOW (0UL << 10)</li>

    #define SCT_EV_CTRL_IOCOND_RISE (0x1UL << 10)</li>

    #define SCT_EV_CTRL_IOCOND_FALL (0x2UL << 10)</li>

    #define SCT EV CTRL IOCOND HIGH (0x3UL << 10)</li>

    #define SCT_EV_CTRL_COMBMODE_OR (0x0UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_MATCH (0x1UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_IO (0x2UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_AND (0x3UL << 12)</li>

    #define SCT_EV_CTRL_STATELD (0x1UL << 14)</li>

    #define SCT EV CTRL STATEV(x) (x << 15)</li>

    #define SCT_EV_CTRL_MATCHMEM (0x1UL << 20)</li>

    #define SCT_EV_CTRL_DIRECTION_INDEPENDENT (0x0UL << 21)</li>

    #define SCT_EV_CTRL_DIRECTION_UP (0x1UL << 21)</li>

    #define SCT_EV_CTRL_DIRECTION_DOWN (0x2UL << 21)</li>

• #define SCT_RES_NOCHANGE (0)
     Macro defines for SCT Conflict resolution register.
• #define SCT_RES_SET_OUTPUT (1)

    #define SCT RES CLEAR OUTPUT (2)

    #define SCT_RES_TOGGLE_OUTPUT (3)
```

### **Enumerations**

```
enum CHIP_SCT_MATCH_REG_T {
    SCT_MATCH_0 = 0, SCT_MATCH_1, SCT_MATCH_2, SCT_MATCH_3,
    SCT_MATCH_4, SCT_MATCH_5, SCT_MATCH_6, SCT_MATCH_7,
    SCT_MATCH_8, SCT_MATCH_9, SCT_MATCH_10, SCT_MATCH_11,
    SCT_MATCH_12, SCT_MATCH_13, SCT_MATCH_14, SCT_MATCH_15 }
enum CHIP_SCT_EVENT_T {
    SCT_EVT_0 = (1 << 0), SCT_EVT_1 = (1 << 1), SCT_EVT_2 = (1 << 2), SCT_EVT_3 = (1 << 3),
    SCT_EVT_4 = (1 << 4), SCT_EVT_5 = (1 << 5), SCT_EVT_6 = (1 << 6), SCT_EVT_7 = (1 << 7),
    SCT_EVT_8 = (1 << 8), SCT_EVT_9 = (1 << 9), SCT_EVT_10 = (1 << 10), SCT_EVT_11 = (1 << 11),
    SCT_EVT_12 = (1 << 12), SCT_EVT_13 = (1 << 13), SCT_EVT_14 = (1 << 14), SCT_EVT_15 = (1 << 15) }</li>
```

# **Functions**

\_\_STATIC\_INLINE void Chip\_SCT\_EventControl (LPC\_SCT\_T \*pSCT, uint32\_t event\_number, uint32\_
 t value)

Set event control register.

\_\_STATIC\_INLINE void Chip\_SCT\_EventStateMask (LPC\_SCT\_T \*pSCT, uint32\_t event\_number, uint32
 — t event\_state\_mask)

Set event state mask register.

\_\_STATIC\_INLINE void Chip\_SCT\_Config (LPC\_SCT\_T \*pSCT, uint32\_t cfg)

Set configuration register.

• \_\_STATIC\_INLINE void Chip\_SCT\_Limit (LPC\_SCT\_T \*pSCT, uint32\_t value)

Configures the Limit register.

void Chip\_SCT\_SetClrControl (LPC\_SCT\_T \*pSCT, uint32\_t value, FunctionalState ena)

Set or Clear the Control register.

 $\bullet \ \ void \ Chip\_SCT\_SetConflictResolution \ (LPC\_SCT\_T \ *pSCT, uint8\_t \ outnum, uint8\_t \ value)\\$ 

Set the conflict resolution.

\_\_STATIC\_INLINE void Chip\_SCT\_SetCount (LPC\_SCT\_T \*pSCT, uint32\_t count)

Set unified count value in State Configurable Timer.

STATIC INLINE void Chip SCT SetCountL (LPC SCT T\*pSCT, uint16 t count)

Set lower count value in State Configurable Timer.

\_\_STATIC\_INLINE void Chip\_SCT\_SetCountH (LPC\_SCT\_T \*pSCT, uint16\_t count)

Set higher count value in State Configurable Timer.

\_\_STATIC\_INLINE void Chip\_SCT\_SetMatchCount (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32 t value)

Set unified match count value in State Configurable Timer.

• \_\_STATIC\_INLINE void Chip\_SCT\_SetMatchReload (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32\_t value)

Set unified match reload count value in State Configurable Timer.

 $\bullet \ \_\_STATIC\_INLINE \ void \ Chip\_SCT\_Enable EventInt \ (LPC\_SCT\_T \ *pSCT, \ CHIP\_SCT\_EVENT\_T \ evt)$ 

Enable the interrupt for the specified event in State Configurable Timer.

• \_\_STATIC\_INLINE void Chip\_SCT\_DisableEventInt (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_EVENT\_T evt)

Disable the interrupt for the specified event in State Configurable Timer.

 $\bullet \ \_\_STATIC\_INLINE \ void \ Chip\_SCT\_Clear EventFlag \ (LPC\_SCT\_T \ *pSCT, \ CHIP\_SCT\_EVENT\_T \ evt)$ 

Clear the specified event flag in State Configurable Timer.

 $\bullet \ \_\_STATIC\_INLINE \ void \ Chip\_SCT\_SetControl \ (LPC\_SCT\_T \ *pSCT, \ uint 32\_t \ value)$ 

Set control register in State Configurable Timer.

STATIC INLINE void Chip SCT ClearControl (LPC SCT T \*pSCT, uint32 t value)

Clear control register in State Configurable Timer.

void Chip SCT Init (LPC SCT T\*pSCT)

Initializes the State Configurable Timer.

void Chip SCT Delnit (LPC SCT T\*pSCT)

Deinitializes the State Configurable Timer.

# 6.45.2 Macro Definition Documentation

6.45.2.1 #define CONFIG\_SCT\_nEV (13)

Number of events

Definition at line 48 of file sct\_5411x.h.

6.45.2.2 #define CONFIG\_SCT\_nIN (8)

Number of outputs

Definition at line 51 of file sct\_5411x.h.

6.45.2.3 #define CONFIG\_SCT\_nOU (8)

Number of outputs

Definition at line 50 of file sct\_5411x.h.

6.45.2.4 #define CONFIG\_SCT\_nRG (13)

Number of match/compare registers

Definition at line 49 of file sct 5411x.h.

6.45.2.5 #define COUNTUP\_TO LIMIT\_THEN\_COUNTDOWN\_TO\_ZERO 1

Definition at line 224 of file sct 5411x.h.

6.45.2.6 #define COUNTUP\_TO LIMIT\_THEN\_COUNTDOWN\_TO\_ZERO 1

Definition at line 224 of file sct\_5411x.h.

6.45.2.7 #define COUNTUP\_TO\_LIMIT\_THEN\_CLEAR\_TO\_ZERO 0

Macro defines for SCT control register.

Direction for low or unified counter

Direction for high counter

Definition at line 223 of file sct\_5411x.h.

6.45.2.8 #define COUNTUP\_TO\_LIMIT\_THEN\_CLEAR\_TO\_ZERO 0

Macro defines for SCT control register.

Direction for low or unified counter

Direction for high counter

Definition at line 223 of file sct\_5411x.h.

6.45.2.9 #define SCT\_CONFIG\_16BIT\_COUNTER 0x00000000

Macro defines for SCT configuration register.

Operate as 2 16-bit counters

Definition at line 176 of file sct\_5411x.h.

6.45.2.10 #define SCT\_CONFIG\_32BIT\_COUNTER 0x00000001

Operate as 1 32-bit counter

Definition at line 177 of file sct\_5411x.h.

6.45.2.11 #define SCT\_CONFIG\_AUTOLIMIT\_H (0x1UL << 18)

Definition at line 209 of file sct\_5411x.h.

6.45.2.12 #define SCT\_CONFIG\_AUTOLIMIT\_L (0x1UL << 17)

Definition at line 208 of file sct\_5411x.h.

6.45.2.13 #define SCT\_CONFIG\_AUTOLIMIT\_U (0x1UL << 17)

Definition at line 207 of file sct\_5411x.h.

6.45.2.14 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_0 (0x1UL << 3)

Definition at line 190 of file sct\_5411x.h.

6.45.2.15 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_1 (0x3UL << 3)

Definition at line 192 of file sct\_5411x.h.

6.45.2.16 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_2 (0x5UL << 3)

Definition at line 194 of file sct\_5411x.h.

6.45.2.17 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_3 (0x7UL << 3)

Definition at line 196 of file sct\_5411x.h.

6.45.2.18 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_4 (0x9UL << 3)

Definition at line 198 of file sct\_5411x.h.

6.45.2.19 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_5 (0xBUL << 3)

Definition at line 200 of file sct 5411x.h.

6.45.2.20 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_6 (0xDUL << 3)

Definition at line 202 of file sct\_5411x.h.

6.45.2.21 #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_7 (0xFUL << 3)

Definition at line 204 of file sct 5411x.h.

6.45.2.22 #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_0 (0x0UL << 3)

Definition at line 189 of file sct\_5411x.h.

```
6.45.2.23 #define SCT_CONFIG_CKSEL_RISING_IN_1 (0x2UL << 3)
Definition at line 191 of file sct_5411x.h.
6.45.2.24 #define SCT_CONFIG_CKSEL_RISING_IN_2 (0x4UL << 3)
Definition at line 193 of file sct 5411x.h.
6.45.2.25 #define SCT_CONFIG_CKSEL_RISING_IN_3 (0x6UL << 3)
Definition at line 195 of file sct_5411x.h.
6.45.2.26 #define SCT_CONFIG_CKSEL_RISING_IN_4 (0x8UL << 3)
Definition at line 197 of file sct 5411x.h.
6.45.2.27 #define SCT_CONFIG_CKSEL_RISING_IN_5 (0xAUL << 3)
Definition at line 199 of file sct_5411x.h.
6.45.2.28 #define SCT_CONFIG_CKSEL_RISING_IN_6 (0xCUL << 3)
Definition at line 201 of file sct_5411x.h.
6.45.2.29 #define SCT_CONFIG_CKSEL_RISING_IN_7 (0xEUL << 3)
Definition at line 203 of file sct_5411x.h.
6.45.2.30 #define SCT_CONFIG_CLKMODE_BUSCLK (0x0 << 1)
Bus clock
Definition at line 179 of file sct_5411x.h.
6.45.2.31 #define SCT_CONFIG_CLKMODE_INCLK (0x2 << 1)
Input clock selected in CLKSEL field
Definition at line 181 of file sct_5411x.h.
6.45.2.32 #define SCT_CONFIG_CLKMODE_INEDGECLK (0x3 << 1)
Input clock edge selected in CLKSEL field
Definition at line 182 of file sct_5411x.h.
6.45.2.33 #define SCT_CONFIG_CLKMODE_PRESCALED_SCT_INPUT (0x3 << 1)
Prescaled input clock/edge selected in CKSEL field
```

Definition at line 187 of file sct\_5411x.h.

Definition at line 185 of file sct\_5411x.h.

6.45.2.35 #define SCT\_CONFIG\_CLKMODE\_SCT\_INPUT (0x2 << 1)

Input clock/edge selected in CKSEL field

Definition at line 186 of file sct 5411x.h.

6.45.2.36 #define SCT\_CONFIG\_CLKMODE\_SCTCLK (0x1 << 1)

SCT clock

Definition at line 180 of file sct\_5411x.h.

6.45.2.37 #define SCT\_CONFIG\_CLKMODE\_SYSCLK (0x0 << 1)

System clock

Definition at line 184 of file sct 5411x.h.

6.45.2.38 #define SCT\_CONFIG\_NORELOADH (0x1 << 8)

Operate as 1 32-bit counter

Definition at line 206 of file sct\_5411x.h.

6.45.2.39 #define SCT\_CONFIG\_NORELOADL\_U (0x1 << 7)

Operate as 1 32-bit counter

Definition at line 205 of file sct\_5411x.h.

6.45.2.40 #define SCT\_CTRL\_BIDIR\_H(x) (((x) & 0x01) << 20)

Definition at line 228 of file sct\_5411x.h.

6.45.2.41 #define SCT\_CTRL\_BIDIR\_L(x) (((x) & 0x01) << 4)

Bidirectional bit

Definition at line 220 of file sct 5411x.h.

6.45.2.42 #define SCT\_CTRL\_CLRCTR\_H (1 << 19)

Clear high counter

Definition at line 227 of file sct\_5411x.h.

6.45.2.43 #define SCT\_CTRL\_CLRCTR\_L (1 << 3)

Clear low or unified counter

Definition at line 219 of file sct\_5411x.h.

6.45.2.44 #define SCT\_CTRL\_HALT\_H (1 << 18)

Halt high counter

Definition at line 226 of file sct\_5411x.h.

6.45.2.45 #define SCT\_CTRL\_HALT\_L (1 << 2)

Halt low counter

Definition at line 218 of file sct\_5411x.h.

6.45.2.46 #define SCT\_CTRL\_PRE\_H(x) (((x) & 0xFF) << 21)

Prescale clock for high counter

Definition at line 229 of file sct\_5411x.h.

6.45.2.47 #define SCT\_CTRL\_PRE\_L(x) (((x) & 0xFF) << 5)

Prescale clock for low or unified counter

Definition at line 221 of file sct\_5411x.h.

6.45.2.48 #define SCT\_CTRL\_STOP\_H (1 << 17)

Stop high counter

Definition at line 225 of file sct\_5411x.h.

6.45.2.49 #define SCT\_CTRL\_STOP\_L (1 << 1)

Stop low counter

Definition at line 217 of file sct\_5411x.h.

6.45.2.50 #define SCT\_EV\_CTRL\_COMBMODE\_AND (0x3UL << 12)

Definition at line 245 of file sct\_5411x.h.

6.45.2.51 #define SCT\_EV\_CTRL\_COMBMODE\_IO (0x2UL << 12)

Definition at line 244 of file sct 5411x.h.

6.45.2.52 #define SCT\_EV\_CTRL\_COMBMODE\_MATCH (0x1UL << 12)

Definition at line 243 of file sct\_5411x.h.

```
6.45.2.53 #define SCT_EV_CTRL_COMBMODE_OR (0x0UL << 12)
Definition at line 242 of file sct_5411x.h.
6.45.2.54 #define SCT_EV_CTRL_DIRECTION_DOWN (0x2UL << 21)
Definition at line 251 of file sct_5411x.h.
6.45.2.55 #define SCT_EV_CTRL_DIRECTION_INDEPENDENT (0x0UL << 21)
Definition at line 249 of file sct_5411x.h.
6.45.2.56 #define SCT_EV_CTRL_DIRECTION_UP (0x1UL << 21)
Definition at line 250 of file sct_5411x.h.
6.45.2.57 #define SCT_EV_CTRL_HEVENT_H (1UL << 4)
Definition at line 233 of file sct_5411x.h.
6.45.2.58 #define SCT_EV_CTRL_HEVENT_L (0UL << 4)
Definition at line 232 of file sct_5411x.h.
6.45.2.59 #define SCT_EV_CTRL_IOCOND_FALL (0x2UL << 10)
Definition at line 240 of file sct_5411x.h.
6.45.2.60 #define SCT_EV_CTRL_IOCOND_HIGH (0x3UL << 10)
Definition at line 241 of file sct_5411x.h.
6.45.2.61 #define SCT_EV_CTRL_IOCOND_LOW (0UL << 10)
Definition at line 238 of file sct 5411x.h.
6.45.2.62 #define SCT_EV_CTRL_IOCOND_RISE (0x1UL << 10)
Definition at line 239 of file sct_5411x.h.
6.45.2.63 #define SCT_EV_CTRL_IOSEL( signal ) (signal << 6)
Definition at line 236 of file sct 5411x.h.
6.45.2.64 #define SCT_EV_CTRL_MATCHMEM (0x1UL << 20)
```

Definition at line 248 of file sct\_5411x.h.

```
6.45.2.65 #define SCT_EV_CTRL_MATCHSEL( reg ) (reg << 0)
Definition at line 231 of file sct_5411x.h.
6.45.2.66 #define SCT_EV_CTRL_OUTSEL_INPUT (0UL << 5)
Definition at line 234 of file sct 5411x.h.
6.45.2.67 #define SCT_EV_CTRL_OUTSEL_OUTPUT (0UL << 5)
Definition at line 235 of file sct_5411x.h.
6.45.2.68 #define SCT_EV_CTRL_STATELD (0x1UL << 14)
 Definition at line 246 of file sct 5411x.h.
6.45.2.69 #define SCT_EV_CTRL_STATEV(x) (x << 15)
Definition at line 247 of file sct_5411x.h.
6.45.2.70 #define SCT_RES_CLEAR_OUTPUT (2)
Definition at line 258 of file sct 5411x.h.
6.45.2.71 #define SCT_RES_NOCHANGE (0)
Macro defines for SCT Conflict resolution register.
 Definition at line 256 of file sct_5411x.h.
6.45.2.72 #define SCT_RES_SET_OUTPUT (1)
Definition at line 257 of file sct_5411x.h.
6.45.2.73 #define SCT_RES_TOGGLE_OUTPUT (3)
Definition at line 259 of file sct 5411x.h.
6.45.3 Enumeration Type Documentation
6.45.3.1 enum CHIP_SCT_EVENT_T
SCT Event values enum
Enumerator
     SCT_EVT_0 Event 0
     SCT_EVT_1 Event 1
     SCT_EVT_2 Event 2
     SCT_EVT_3 Event 3
```

SCT\_EVT\_4 Event 4

```
SCT_EVT_5 Event 5
    SCT_EVT_6 Event 6
    SCT_EVT_7 Event 7
    SCT_EVT_8 Event 8
    SCT_EVT_9 Event 9
    SCT_EVT_10 Event 10
    SCT_EVT_11 Event 11
    SCT_EVT_12 Event 12
    SCT_EVT_13 Event 13
    SCT_EVT_14 Event 14
    SCT_EVT_15 Event 15
Definition at line 286 of file sct_5411x.h.
6.45.3.2 enum CHIP_SCT_MATCH_REG_T
SCT Match register values enum
Enumerator
    SCT_MATCH_0 SCT Match register 0
    SCT_MATCH_1
    SCT_MATCH_2
    SCT_MATCH_3
    SCT_MATCH_4
    SCT_MATCH_5
    SCT_MATCH_6
    SCT_MATCH_7
    SCT_MATCH_8
    SCT_MATCH_9
    SCT_MATCH_10
    SCT_MATCH_11
    SCT_MATCH_12
    SCT_MATCH_13
    SCT_MATCH_14
    SCT_MATCH_15
```

Definition at line 264 of file sct\_5411x.h.

# 6.45.4 Function Documentation

 $\textbf{6.45.4.1} \qquad \_\texttt{STATIC\_INLINE} \ \ \textbf{void} \ \ \textbf{Chip\_SCT\_ClearControl} \ \ ( \ \ \textbf{LPC\_SCT\_T} * \textit{pSCT}, \ \ \textbf{uint32\_t} \ \textit{value} \ \ )$ 

Clear control register in State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
value	: Value (ORed value of SCT_CTRL_* bits)

# Returns

Nothing

Definition at line 477 of file sct 5411x.h.

6.45.4.2 \_\_STATIC\_INLINE void Chip\_SCT\_ClearEventFlag ( LPC\_SCT\_T \* pSCT, CHIP\_SCT\_EVENT\_T evt )

Clear the specified event flag in State Configurable Timer.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
evt	: Event value

### Returns

Nothing

Definition at line 457 of file sct\_5411x.h.

6.45.4.3 \_\_STATIC\_INLINE void Chip\_SCT\_Config ( LPC\_SCT\_T \* pSCT, uint32\_t cfg )

Set configuration register.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
cfg	: The 32-bit configuration setting

# Returns

Nothing

Definition at line 335 of file sct\_5411x.h.

6.45.4.4 void Chip\_SCT\_Delnit ( LPC\_SCT\_T \* pSCT )

Deinitializes the State Configurable Timer.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip

# Returns

Nothing

Definition at line 58 of file sct\_5411x.c.

6.45.4.5 \_\_STATIC\_INLINE void Chip\_SCT\_DisableEventInt ( LPC\_SCT\_T \* pSCT, CHIP\_SCT\_EVENT\_T evt )

Disable the interrupt for the specified event in State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
evt	: Event value

# Returns

Nothing

Definition at line 447 of file sct\_5411x.h.

6.45.4.6 \_\_STATIC\_INLINE void Chip\_SCT\_EnableEventInt ( LPC\_SCT\_T \* pSCT, CHIP\_SCT\_EVENT\_T evt )

Enable the interrupt for the specified event in State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
evt	: Event value

### Returns

Nothing

Definition at line 437 of file sct\_5411x.h.

6.45.4.7 \_\_STATIC\_INLINE void Chip\_SCT\_EventControl ( LPC\_SCT\_T \* pSCT, uint32\_t event\_number, uint32\_t value )

Set event control register.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
event_number	
value	: The 32-bit event control setting

# Returns

Nothing

Definition at line 312 of file sct\_5411x.h.

6.45.4.8 \_\_STATIC\_INLINE void Chip\_SCT\_EventStateMask ( LPC\_SCT\_T \* pSCT, uint32\_t event\_number, uint32\_t event\_state\_mask )

Set event state mask register.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
event_number	
event_state_←	: The 32-bit event state mask setting
mask	

### Returns

Nothing

Definition at line 324 of file sct\_5411x.h.

6.45.4.9 void Chip\_SCT\_Init ( LPC\_SCT\_T \* pSCT )

Initializes the State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip

# Returns

Nothing

Definition at line 51 of file sct 5411x.c.

6.45.4.10 \_\_STATIC\_INLINE void Chip\_SCT\_Limit ( LPC\_SCT\_T \* pSCT, uint32\_t value )

Configures the Limit register.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
value	: The 32-bit Limit register value

### Returns

Nothing

Definition at line 345 of file sct\_5411x.h.

6.45.4.11 void Chip\_SCT\_SetClrControl ( LPC\_SCT\_T \* pSCT, uint32\_t value, FunctionalState ena )

Set or Clear the Control register.

# **Parameters**

pSCT	: Pointer to SCT register block
value	: SCT Control register value
ena	: ENABLE - To set the fields specified by value : DISABLE - To clear the field specified by
	value

# Returns

Nothing Set or clear the control register bits as specified by the *value* parameter. If *ena* is set to ENABLE, the mentioned register fields will be set. If *ena* is set to DISABLE, the mentioned register fields will be cleared

Definition at line 64 of file sct\_5411x.c.

6.45.4.12 void Chip\_SCT\_SetConflictResolution ( LPC\_SCT\_T \* pSCT, uint8\_t outnum, uint8\_t value )

Set the conflict resolution.

### **Parameters**

pSCT	: Pointer to SCT register block
outnum	: Output number
value	: Output value
	SCT_RES_NOCHANGE :No change

- SCT\_RES\_SET\_OUTPUT :Set output
- SCT\_RES\_CLEAR\_OUTPUT :Clear output

SCT\_RES\_TOGGLE\_OUTPUT :Toggle output : SCT\_RES\_NOCHANGE : DISABLE - To clear the field specified by value

Returns

Nothing Set conflict resolution for the output outnum

Definition at line 75 of file sct\_5411x.c.

6.45.4.13 \_\_STATIC\_INLINE void Chip\_SCT\_SetControl ( LPC\_SCT\_T \* pSCT, uint32\_t value )

Set control register in State Configurable Timer.

#### **Parameters**

pSCT	: The base of SCT peripheral on the chip
value	: Value (ORed value of SCT_CTRL_* bits)

### Returns

Nothing

Definition at line 467 of file sct\_5411x.h.

6.45.4.14 \_\_STATIC\_INLINE void Chip\_SCT\_SetCount ( LPC\_SCT\_T \* pSCT, uint32\_t count )

Set unified count value in State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
count	: The 32-bit count value

# Returns

Nothing

Definition at line 385 of file sct\_5411x.h.

6.45.4.15 \_\_STATIC\_INLINE void Chip\_SCT\_SetCountH ( LPC\_SCT\_T \* pSCT, uint16\_t count )

Set higher count value in State Configurable Timer.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
count	: The 16-bit count value

# Returns

Nothing

Definition at line 405 of file sct\_5411x.h.

6.45.4.16 \_\_STATIC\_INLINE void Chip\_SCT\_SetCountL ( LPC\_SCT\_T \* pSCT, uint16\_t count )

Set lower count value in State Configurable Timer.

### **Parameters**

pSCT	: The base of SCT peripheral on the chip
count	: The 16-bit count value

# Returns

Nothing

Definition at line 395 of file sct\_5411x.h.

6.45.4.17 \_\_STATIC\_INLINE void Chip\_SCT\_SetMatchCount ( LPC\_SCT\_T \* pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32\_t value )

Set unified match count value in State Configurable Timer.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
n	: Match register value
value	: The 32-bit match count value

# Returns

Nothing

Definition at line 416 of file sct\_5411x.h.

6.45.4.18 \_\_STATIC\_INLINE void Chip\_SCT\_SetMatchReload ( LPC\_SCT\_T \* pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32\_t value )

Set unified match reload count value in State Configurable Timer.

# **Parameters**

pSCT	: The base of SCT peripheral on the chip
n	: Match register value
value	: The 32-bit match count reload value

# Returns

Nothing

Definition at line 427 of file sct\_5411x.h.

# 6.46 CHIP: LPC5411X System and Control Driver

# 6.46.1 Detailed Description

# **Data Structures**

struct LPC SYSCON T

LPC5411X Main system configuration register block structure.

struct LPC\_ASYNC\_SYSCON\_T

LPC5411X Asynchronous system configuration register block structure.

### **Macros**

- #define SYSCON\_FROCTRL\_MASK ((1 << 15) | (0xF << 26))</li>
   FROCTRL register bits.
- #define SYSCON\_FROCTRL\_WRTRIM (1UL << 31)</li>
- #define SYSCON\_FROCTRL\_HSPDCLK (1UL << 30)</li>
- #define SYSCON\_FROCTRL\_USBMODCHG (1UL << 25)
- #define SYSCON\_FROCTRL\_USBCLKADJ (1UL << 24)</li>
- #define SYSCON\_FROCTRL\_SEL96MHZ (1UL << 14)
- #define SYSCON\_NMISRC\_M0\_ENABLE ((uint32\_t) 1 << 30)</li>
- #define SYSCON\_NMISRC\_M4\_ENABLE ((uint32\_t) 1 << 31)</li>
- #define SYSCON\_RST\_POR (1 << 0)</li>
- #define SYSCON\_RST\_EXTRST (1 << 1)</li>
- #define SYSCON\_RST\_WDT (1 << 2)</li>
- #define SYSCON\_RST\_BOD (1 << 3)
- #define SYSCON RST SYSRST (1 << 4)
- #define SYSCON PDRUNCFG PD FRO (1 << 4)
- #define SYSCON PDRUNCFG PD FLASH (1 << 5)</li>
- #define SYSCON\_PDRUNCFG\_PD\_TS (1 << 6)</li>
- #define SYSCON\_PDRUNCFG\_PD\_BOD\_RST (1 << 7)
- #define SYSCON PDRUNCFG PD BOD INTR (1 << 8)</li>
- #define SYSCON\_PDRUNCFG\_PD\_ADC0 (1 << 10)</li>
- #define SYSCON\_PDRUNCFG\_PD\_VDDFLASH (1 << 11)</li>
- #define SYSCON\_PDRUNCFG\_LP\_VDDFLASH (1 << 12)</li>
- #define SYSCON\_PDRUNCFG\_PD\_SRAM0 (1 << 13)</li>
- #define SYSCON\_PDRUNCFG\_PD\_SRAM1 (1 << 14)</li>
- #define SYSCON\_PDRUNCFG\_PD\_SRAM2 (1 << 15)</li>
- #define SYSCON\_PDRUNCFG\_PD\_SRAMX (1 << 16)</li>
- #define SYSCON\_PDRUNCFG\_PD\_ROM (1 << 17)</li>
- #define SYSCON\_PDRUNCFG\_PD\_VDDHV\_ENA (1 << 18)</li>
- #define SYSCON\_PDRUNCFG\_PD\_VDDA\_ENA (1 << 19)</li>
- #define SYSCON\_PDRUNCFG\_PD\_WDT\_OSC (1 << 20)
- #define SYSCON PDRUNCFG PD USB PHY (1 << 21)</li>
- #define SYSCON\_PDRUNCFG\_PD\_SYS\_PLL (1 << 22)</li>
- #define SYSCON PDRUNCFG PD VREFP (1 << 23)</li>
- #define SYSCON\_AUTOCGOR\_RAM0X (1 << 1)
- #define SYSCON\_AUTOCGOR\_RAM1 (1 << 2)
- #define SYSCON AUTOCGOR RAM2 (1 << 3)
- #define SYSCON\_AUTOCGOR\_MASK (SYSCON\_AUTOCGOR\_RAM0X | SYSCON\_AUTOCGOR\_RAM1 | SYSCON\_AUTOCGOR\_RAM2)

# **Enumerations**

```
    enum CHIP_SYSCON_BOOT_MODE_REMAP_T { REMAP_BOOT_LOADER_MODE, REMAP_USER_R ←

 AM_MODE, REMAP_USER_FLASH_MODE }

    enum CHIP SYSCON PERIPH RESET T {

 RESET FLASH = 7, RESET FMC, RESET SPIFI = 10, RESET MUX,
 RESET_IOCON = 13, RESET_GPIO0, RESET_GPIO1, RESET_PINT = 18,
 RESET GINT, RESET DMA, RESET CRC, RESET WWDT,
 RESET ADC = 27, RESET ADC0 = 27, RESET MRT = 32, RESET SCT0 = 32 + 2,
 RESET_SCT = 32 + 2, RESET_UTICK = 32 + 10, RESET_FLEXCOMM0, RESET_FLEXCOMM1,
 RESET_FLEXCOMM2, RESET_FLEXCOMM3, RESET_FLEXCOMM4, RESET_FLEXCOMM5,
 RESET FLEXCOMM6, RESET FLEXCOMM7, RESET DMIC, RESET TIMER2 = 32 + 22,
 RESET_USB, RESET_TIMER0, RESET_TIMER1, RESET_TIMER3 = 128 + 13,
 RESET_TIMER4 }

    enum SYSCON FLASHTIM T {

 SYSCON FLASH 1CYCLE = 0, FLASHTIM 20MHZ CPU = SYSCON FLASH 1CYCLE, SYSCON FLA↔
 SH 2CYCLE, SYSCON FLASH 3CYCLE,
 SYSCON FLASH 4CYCLE, SYSCON FLASH 5CYCLE, SYSCON FLASH 6CYCLE, SYSCON FLAS↔
 H 7CYCLE,
 SYSCON FLASH 8CYCLE }
    FLASH Access time definitions.

    enum CHIP SYSCON WAKEUP T {

 SYSCON STARTER WWDT BOD = 0, SYSCON STARTER DMA, SYSCON STARTER GINTO, SYS↔
 CON_STARTER_GINT1,
 SYSCON_STARTER_PINT0, SYSCON_STARTER_PINT1, SYSCON_STARTER_PINT2, SYSCON_STA↔
 RTER PINT3,
 SYSCON_STARTER_UTICK, SYSCON_STARTER_MRT, SYSCON_STARTER_TIMER0, SYSCON_ST↔
 ARTER_TIMER1,
 SYSCON_STARTER_SCT0, SYSCON_STARTER_TIMER3, SYSCON_STARTER_FLEXCOMM0, SYSC↔
 ON STARTER FLEXCOMM1,
 SYSCON STARTER FLEXCOMM2, SYSCON STARTER FLEXCOMM3, SYSCON STARTER FLEXC↔
 OMM4, SYSCON STARTER FLEXCOMM5,
 SYSCON STARTER FLEXCOMM6, SYSCON STARTER FLEXCOMM7, SYSCON STARTER ADC0 ←
 SEQA, SYSCON STARTER ADC0 SEQB.
 SYSCON_STARTER_ADC0_THCMP, SYSCON_STARTER_DMIC, SYSCON_STARTER_HWVAD, SYS↔
 CON STARTER USBNEEDCLK,
 SYSCON STARTER USB, SYSCON STARTER RTC, SYSCON STARTER RESERVEDO, SYSCON \leftarrow
 STARTER MAILBOX,
 SYSCON_STARTER_PINT4, SYSCON_STARTER_PINT5, SYSCON_STARTER_PINT6, SYSCON_STA↔
 RTER_PINT7,
 SYSCON_STARTER_TIMER2, SYSCON_STARTER_TIMER4 }
```

# **Functions**

- \_\_STATIC\_INLINE void Chip\_SYSCON\_Map (CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T remap)

  \*\*Re-map interrupt vectors.\*\*
- \_\_STATIC\_INLINE CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T Chip\_SYSCON\_GetMemoryMap (void) Get system remap setting.
- \_\_STATIC\_INLINE void Chip\_SYSCON\_SetSYSTCKCAL (uint32\_t sysCalVal)

Set System tick timer calibration value.

void Chip\_SYSCON\_SetNMISource (uint32\_t intsrc)

Set source for non-maskable interrupt (NMI)

void Chip\_SYSCON\_EnableNMISource (void)

Enable interrupt used for NMI source.

void Chip\_SYSCON\_DisableNMISource (void)

Disable interrupt used for NMI source.

void Chip\_SYSCON\_Enable\_ASYNC\_Syscon (bool enable)

Enable or disable asynchronous APB bridge and subsystem.

STATIC INLINE void Chip SYSCON SetUSARTFRGCtrl (uint8 t fmul, uint8 t fdiv)

Set UART Fractional divider value.

• STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetSystemRSTStatus (void)

Get system reset status.

\_\_STATIC\_INLINE void Chip\_SYSCON\_ClearSystemRSTStatus (uint32\_t reset)

Clear system reset status.

• \_\_STATIC\_INLINE void Chip\_SYSCON\_PeriphReset (CHIP\_SYSCON\_PERIPH\_RESET\_T periph)

Resets a peripheral.

\_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetPORPIOStatus (uint8\_t port)

Read POR captured PIO status.

\_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetResetPIOStatus (uint8\_t port)

Read reset captured PIO status.

\_\_STATIC\_INLINE void Chip\_SYSCON\_StartFreqMeas (void)

Starts a frequency measurement cycle.

STATIC INLINE bool Chip SYSCON IsFreqMeasComplete (void)

Indicates when a frequency measurement cycle is complete.

• \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetRawFreqMeasCapval (void)

Returns the raw capture value for a frequency measurement cycle.

• uint32\_t Chip\_SYSCON\_GetCompFreqMeas (uint32\_t refClockRate)

Returns the computed value for a frequency measurement cycle.

\_\_STATIC\_INLINE void Chip\_SYSCON\_SetFLASHAccess (SYSCON\_FLASHTIM\_T clks)

Set FLASH memory access time in clocks.

• STATIC INLINE uint32 t Chip SYSCON GetPowerStates (void)

Power up one or more blocks or peripherals.

• \_\_STATIC\_INLINE void Chip\_SYSCON\_PowerDown (uint32\_t powerdownmask)

Power down one or more blocks or peripherals.

void Chip\_SYSCON\_PowerUp (uint32\_t powerupmask)

Power up one or more blocks or peripherals.

\_\_STATIC\_INLINE void Chip\_SYSCON\_EnableWakeup (CHIP\_SYSCON\_WAKEUP\_T periphld)

Enables a pin's (PINT) wakeup logic.

STATIC INLINE void Chip SYSCON DisableWakeup (CHIP SYSCON WAKEUP T periphld)

Disables peripheral's wakeup logic.

• \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetDeviceID (void)

Return the pointer to device ID registers.

• \_\_STATIC\_INLINE void Chip\_SYSCON\_DisableAutoClocking (uint32\_t mask)

Disables Auto clock gating for SRAM's.

\_\_STATIC\_INLINE void Chip\_SYSCON\_EnableAutoClocking (uint32\_t mask)

Re-enables Auto clock gating for SRAM's.

### 6.46.2 Macro Definition Documentation

6.46.2.1 #define SYSCON\_AUTOCGOR\_MASK (SYSCON\_AUTOCGOR\_RAM0X | SYSCON\_AUTOCGOR\_RAM1 | SYSCON\_AUTOCGOR\_RAM2)

Definition at line 579 of file syscon\_5411x.h.

6.46.2.2 #define SYSCON\_AUTOCGOR\_RAM0X (1 << 1)

Auto Clock Gating Overide definition bitsRAM0 and RAMX overide Definition at line 576 of file syscon\_5411x.h.

6.46.2.3 #define SYSCON\_AUTOCGOR\_RAM1 (1 << 2)

RAM1 overide

Definition at line 577 of file syscon\_5411x.h.

6.46.2.4 #define SYSCON\_AUTOCGOR\_RAM2 (1 << 3)

RAM2 overide

Definition at line 578 of file syscon\_5411x.h.

6.46.2.5 #define SYSCON\_FROCTRL\_HSPDCLK (1UL << 30)

High speed clock (FROHF) enable bit

Definition at line 170 of file syscon\_5411x.h.

6.46.2.6 #define SYSCON\_FROCTRL\_MASK ((1 << 15) | (0xF << 26))

FROCTRL register bits.

MASK for reserved bits in FROCTRL register

Definition at line 168 of file syscon\_5411x.h.

6.46.2.7 #define SYSCON\_FROCTRL\_SEL96MHZ (1UL << 14)

When set FROHF will be 96MHz; else FROHF will be 48MHz Definition at line 173 of file syscon 5411x.h.

6.46.2.8 #define SYSCON\_FROCTRL\_USBCLKADJ (1UL << 24)

Automatically adjust FRO trim value based on SOF from USB

Definition at line 172 of file syscon\_5411x.h.

6.46.2.9 #define SYSCON\_FROCTRL\_USBMODCHG (1UL << 25)

When set Trim value is pending to be set by SOF from USB  $\,$ 

Definition at line 171 of file syscon\_5411x.h.

6.46.2.10 #define SYSCON\_FROCTRL\_WRTRIM (1UL << 31)

Enable Writes to FROCTRL register

Definition at line 169 of file syscon\_5411x.h.

6.46.2.11 #define SYSCON\_NMISRC\_M0\_ENABLE ((uint32\_t) 1 << 30)

Non-Maskable Interrupt Enable/Disable valueEnable the Non-Maskable Interrupt M0 (NMI) source Definition at line 215 of file syscon\_5411x.h.

6.46.2.12 #define SYSCON\_NMISRC\_M4\_ENABLE ((uint32\_t) 1 << 31)

Enable the Non-Maskable Interrupt M4 (NMI) source

Definition at line 216 of file syscon\_5411x.h.

6.46.2.13 #define SYSCON\_PDRUNCFG\_LP\_VDDFLASH (1 << 12)

Flash LP Vdd

Definition at line 458 of file syscon\_5411x.h.

6.46.2.14 #define SYSCON\_PDRUNCFG\_PD\_ADC0 (1 << 10)

ADC0

Definition at line 456 of file syscon\_5411x.h.

6.46.2.15 #define SYSCON\_PDRUNCFG\_PD\_BOD\_INTR (1 << 8)

Brown-out Detect interrupt

Definition at line 455 of file syscon\_5411x.h.

6.46.2.16 #define SYSCON\_PDRUNCFG\_PD\_BOD\_RST (1 << 7)

Brown-out Detect reset

Definition at line 454 of file syscon\_5411x.h.

6.46.2.17 #define SYSCON\_PDRUNCFG\_PD\_FLASH (1 << 5)

Flash memory

Definition at line 452 of file syscon\_5411x.h.

6.46.2.18 #define SYSCON\_PDRUNCFG\_PD\_FRO (1 << 4)

Power control definition bits (0 = powered, 1 = powered down)FRO oscillator

Definition at line 451 of file syscon\_5411x.h.

6.46.2.19 #define SYSCON\_PDRUNCFG\_PD\_ROM (1 << 17)

ROM

Definition at line 463 of file syscon\_5411x.h.

6.46.2.20 #define SYSCON\_PDRUNCFG\_PD\_SRAM0 (1 << 13)

SRAM0

Definition at line 459 of file syscon\_5411x.h.

6.46.2.21 #define SYSCON\_PDRUNCFG\_PD\_SRAM1 (1 << 14)

SRAM1

Definition at line 460 of file syscon\_5411x.h.

6.46.2.22 #define SYSCON\_PDRUNCFG\_PD\_SRAM2 (1 << 15)

SRAM2

Definition at line 461 of file syscon\_5411x.h.

6.46.2.23 #define SYSCON\_PDRUNCFG\_PD\_SRAMX (1 << 16)

**SRAMX** 

Definition at line 462 of file syscon\_5411x.h.

6.46.2.24 #define SYSCON\_PDRUNCFG\_PD\_SYS\_PLL (1 << 22)

PLL0

Definition at line 468 of file syscon\_5411x.h.

6.46.2.25 #define SYSCON\_PDRUNCFG\_PD\_TS (1 << 6)

Temperature Sensor

Definition at line 453 of file syscon\_5411x.h.

6.46.2.26 #define SYSCON\_PDRUNCFG\_PD\_USB\_PHY (1 << 21)

**USB Phy** 

Definition at line 467 of file syscon\_5411x.h.

6.46.2.27 #define SYSCON\_PDRUNCFG\_PD\_VDDA\_ENA (1 << 19)

Vdda to the ADC, must be enabled for the ADC to work

Definition at line 465 of file syscon\_5411x.h.

6.46.2.28 #define SYSCON\_PDRUNCFG\_PD\_VDDFLASH (1 << 11)

Flash Vdd

Definition at line 457 of file syscon\_5411x.h.

6.46.2.29 #define SYSCON\_PDRUNCFG\_PD\_VDDHV\_ENA (1 << 18)

Vdd HV

Definition at line 464 of file syscon\_5411x.h.

6.46.2.30 #define SYSCON\_PDRUNCFG\_PD\_VREFP (1 << 23)

Vrefp to the ADC, must be enabled for the ADC to work

Definition at line 469 of file syscon\_5411x.h.

6.46.2.31 #define SYSCON\_PDRUNCFG\_PD\_WDT\_OSC (1 << 20)

Watchdog oscillator

Definition at line 466 of file syscon\_5411x.h.

6.46.2.32 #define SYSCON\_RST\_BOD (1 << 3)

Brown-out detect reset status

Definition at line 265 of file syscon\_5411x.h.

6.46.2.33 #define SYSCON\_RST\_EXTRST (1 << 1)

External reset status

Definition at line 263 of file syscon\_5411x.h.

6.46.2.34 #define SYSCON\_RST\_POR (1 << 0)

System reset status valuesPOR reset status

Definition at line 262 of file syscon\_5411x.h.

6.46.2.35 #define SYSCON\_RST\_SYSRST (1 << 4)

software system reset status

Definition at line 266 of file syscon\_5411x.h.

6.46.2.36 #define SYSCON\_RST\_WDT (1 << 2)

Watchdog reset status

Definition at line 264 of file syscon\_5411x.h.

6.46.3 Enumeration Type Documentation

6.46.3.1 enum CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T

System memory remap modes used to remap interrupt vectors

Enumerator

REMAP\_BOOT\_LOADER\_MODE Interrupt vectors are re-mapped to Boot ROM

**REMAP\_USER\_RAM\_MODE** Interrupt vectors are re-mapped to user Static RAM **REMAP\_USER\_FLASH\_MODE** Interrupt vectors are not re-mapped and reside in Flash

Definition at line 177 of file syscon\_5411x.h.

6.46.3.2 enum CHIP\_SYSCON\_PERIPH\_RESET\_T

Peripheral reset identifiers

### Enumerator

RESET\_FLASH Flash Controller

RESET\_FMC Flash Accelerator

RESET\_SPIFI SPIFI Reset

RESET\_MUX IO MUX Reset

RESET\_IOCON IOCON Reset

RESET\_GPIO0 GPIO Port-0 Reset

RESET\_GPIO1 GPIO Port-1 Reset

RESET\_PINT Pin Interrupt Reset

RESET\_GINT Group Interrupt Reset

RESET\_DMA DMA Reset

RESET\_CRC CRC Engine Reset

RESET\_WWDT Windowed watchdog timer

RESET\_ADC ADC Reset

RESET\_ADCO ADC Reset

RESET\_MRT Multirate Timer

RESET\_SCTO State configurable Timer

RESET\_SCT State configurable Timer

RESET\_UTICK Micro Tick Timer

RESET\_FLEXCOMMO FlexComm 0

RESET\_FLEXCOMM1 FlexComm 1

RESET\_FLEXCOMM2 FlexComm 2

RESET\_FLEXCOMM3 FlexComm 3

RESET\_FLEXCOMM4 FlexComm 4

RESET\_FLEXCOMM5 FlexComm 5

RESET\_FLEXCOMM6 FlexComm 6

RESET\_FLEXCOMM7 FlexComm 7

RESET\_DMIC Digital MIC

RESET\_TIMER2 Timer2 Reset

RESET\_USB USB Reset

RESET\_TIMERO TimerO Reset

RESET\_TIMER1 Timer1 Reset

**RESET\_TIMER3** TIMER0

RESET\_TIMER4 TIMER4 Reset

Definition at line 292 of file syscon\_5411x.h.

```
6.46.3.3 enum CHIP_SYSCON_WAKEUP_T
```

Start enable enumerations - for enabling and disabling peripheral wakeup

#### Enumerator

SYSCON\_STARTER\_WWDT\_BOD

SYSCON STARTER DMA

SYSCON\_STARTER\_GINTO

SYSCON\_STARTER\_GINT1

SYSCON\_STARTER\_PINTO

SYSCON\_STARTER\_PINT1

SYSCON\_STARTER\_PINT2

SYSCON\_STARTER\_PINT3

SYSCON\_STARTER\_UTICK

SYSCON\_STARTER\_MRT

SYSCON\_STARTER\_TIMER0

SYSCON\_STARTER\_TIMER1

SYSCON\_STARTER\_SCT0

SYSCON\_STARTER\_TIMER3

SYSCON STARTER FLEXCOMMO

SYSCON\_STARTER\_FLEXCOMM1

SYSCON\_STARTER\_FLEXCOMM2

SYSCON\_STARTER\_FLEXCOMM3

SYSCON STARTER FLEXCOMM4

SYSCON\_STARTER\_FLEXCOMM5

SYSCON\_STARTER\_FLEXCOMM6

SYSCON\_STARTER\_FLEXCOMM7

SYSCON\_STARTER\_ADC0\_SEQA

SYSCON\_STARTER\_ADC0\_SEQB

SYSCON\_STARTER\_ADC0\_THCMP

SYSCON\_STARTER\_DMIC

SYSCON\_STARTER\_HWVAD

SYSCON\_STARTER\_USBNEEDCLK

SYSCON\_STARTER\_USB

SYSCON\_STARTER\_RTC

SYSCON\_STARTER\_RESERVED0

SYSCON\_STARTER\_MAILBOX

SYSCON\_STARTER\_PINT4

SYSCON\_STARTER\_PINT5

SYSCON\_STARTER\_PINT6

SYSCON\_STARTER\_PINT7

SYSCON\_STARTER\_TIMER2

SYSCON\_STARTER\_TIMER4

Definition at line 502 of file syscon\_5411x.h.

6.46.3.4 enum SYSCON\_FLASHTIM\_T

FLASH Access time definitions.

#### **Enumerator**

SYSCON\_FLASH\_1CYCLE Flash accesses use 1 CPU clock

FLASHTIM\_20MHZ\_CPU

SYSCON FLASH 2CYCLE Flash accesses use 2 CPU clocks

SYSCON\_FLASH\_3CYCLE Flash accesses use 3 CPU clocks

SYSCON\_FLASH\_4CYCLE Flash accesses use 4 CPU clocks

SYSCON\_FLASH\_5CYCLE Flash accesses use 5 CPU clocks

SYSCON\_FLASH\_6CYCLE Flash accesses use 6 CPU clocks

SYSCON\_FLASH\_7CYCLE Flash accesses use 7 CPU clocks

SYSCON\_FLASH\_8CYCLE Flash accesses use 8 CPU clocks

Definition at line 421 of file syscon 5411x.h.

## 6.46.4 Function Documentation

6.46.4.1 \_\_STATIC\_INLINE void Chip\_SYSCON\_ClearSystemRSTStatus ( uint32\_t reset )

Clear system reset status.

Parameters

reset : An Or'ed value of SYSCON\_RST\_\* status to clear

Returns

Nothing

Note

This function clears the specified reset source(s).

Definition at line 284 of file syscon\_5411x.h.

6.46.4.2 \_\_STATIC\_INLINE void Chip\_SYSCON\_DisableAutoClocking ( uint32\_t mask )

Disables Auto clock gating for SRAM's.

**Parameters** 

mask : Mask of RAM bits

Returns

Nothing

Definition at line 586 of file syscon\_5411x.h.

6.46.4.3 void Chip\_SYSCON\_DisableNMISource (void)

Disable interrupt used for NMI source.

Returns

Nothing

Definition at line 79 of file syscon\_5411x.c.

6.46.4.4 \_\_STATIC\_INLINE void Chip\_SYSCON\_DisableWakeup ( CHIP\_SYSCON\_WAKEUP\_T periphId )

Disables peripheral's wakeup logic.

**Parameters** 

periphId: Peripheral identifier

Returns

Nothing

Definition at line 558 of file syscon\_5411x.h.

6.46.4.5 void Chip\_SYSCON\_Enable\_ASYNC\_Syscon ( bool enable )

Enable or disable asynchronous APB bridge and subsystem.

**Parameters** 

enable : true to enable, false to disable

Returns

Nothing

Note

This bridge must be enabled to access peripherals on the associated bridge.

Definition at line 89 of file syscon\_5411x.c.

6.46.4.6 \_\_STATIC\_INLINE void Chip\_SYSCON\_EnableAutoClocking ( uint32\_t mask )

Re-enables Auto clock gating for SRAM's.

**Parameters** 

mask : Mask of RAM bits

Returns

Nothing

Definition at line 596 of file syscon\_5411x.h.

6.46.4.7 void Chip\_SYSCON\_EnableNMISource (void)

Enable interrupt used for NMI source.

Returns

Nothing

Definition at line 69 of file syscon\_5411x.c.

6.46.4.8 \_\_STATIC\_INLINE void Chip\_SYSCON\_EnableWakeup ( CHIP\_SYSCON\_WAKEUP\_T periphId )

Enables a pin's (PINT) wakeup logic.

**Parameters** 

periphId : Peripheral identifier (See CHIP\_SYSCON\_WAKEUP\_T)

Returns

Nothing

Definition at line 548 of file syscon\_5411x.h.

6.46.4.9 uint32\_t Chip\_SYSCON\_GetCompFreqMeas ( uint32\_t refClockRate )

Returns the computed value for a frequency measurement cycle.

**Parameters** 

refClockRate : Reference clock rate used during the frequency measurement cycle

Returns

Computed cpature value

Definition at line 100 of file syscon\_5411x.c.

6.46.4.10 \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetDeviceID ( void )

Return the pointer to device ID registers.

Returns

Pointer to device ID registers

Definition at line 567 of file syscon\_5411x.h.

6.46.4.11 \_\_STATIC\_INLINE CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T Chip\_SYSCON\_GetMemoryMap ( void )

Get system remap setting.

Returns

System remap setting

Definition at line 197 of file syscon\_5411x.h.

 $6.46.4.12 \quad \_{\tt STATIC\_INLINE\ uint 32\_t\ Chip\_SYSCON\_GetPORPIOS tatus\ (\ uint 8\_t\ port\ ) }$ 

Read POR captured PIO status.

**Parameters** 

port : 0 for port 0 pins, 1 for port 1 pins, 2 for port 2 pins, etc.

Returns

captured Power-On-Reset (POR) PIO status

Definition at line 365 of file syscon 5411x.h.

6.46.4.13 \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetPowerStates ( void )

Power up one or more blocks or peripherals.

Returns

OR'ed values of SYSCON\_PDRUNCFG\_\* values

Note

A high state indicates the peripheral is powered down.

Definition at line 476 of file syscon 5411x.h.

6.46.4.14 \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetRawFreqMeasCapval (void )

Returns the raw capture value for a frequency measurement cycle.

Returns

raw cpature value (this is not a frequency)

Definition at line 406 of file syscon\_5411x.h.

6.46.4.15 \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetResetPIOStatus ( uint8\_t port )

Read reset captured PIO status.

**Parameters** 

port : 0 for port 0 pins, 1 for port 1 pins, 2 for port 2 pins, etc.

Returns

captured reset PIO status

Note

Used when reset other than a Power-On-Reset (POR) occurs.

Definition at line 376 of file syscon\_5411x.h.

6.46.4.16 \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetSystemRSTStatus ( void )

Get system reset status.

Returns

An Or'ed value of SYSCON\_RST\_\*

Note

This function returns the detected reset source(s).

Definition at line 273 of file syscon\_5411x.h.

6.46.4.17 \_\_STATIC\_INLINE bool Chip\_SYSCON\_IsFreqMeasComplete ( void )

Indicates when a frequency measurement cycle is complete.

Returns

true if a measurement cycle is active, otherwise false

Definition at line 397 of file syscon\_5411x.h.

6.46.4.18 \_\_STATIC\_INLINE void Chip\_SYSCON\_Map ( CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T remap )

Re-map interrupt vectors.

**Parameters** 

remap : system memory map value

Returns

Nothing

Definition at line 188 of file syscon\_5411x.h.

6.46.4.19 \_\_STATIC\_INLINE void Chip\_SYSCON\_PeriphReset ( CHIP\_SYSCON\_PERIPH\_RESET\_T periph )

Resets a peripheral.

Parameters

periph : Peripheral to reset (See CHIP\_SYSCON\_PERIPH\_RESET\_T)

Returns

Nothing Will assert and de-assert reset for a peripheral.

Definition at line 339 of file syscon\_5411x.h.

6.46.4.20 \_\_STATIC\_INLINE void Chip\_SYSCON\_PowerDown ( uint32\_t powerdownmask )

Power down one or more blocks or peripherals.

**Parameters** 

powerdownmask : OR'ed values of SYSCON\_PDRUNCFG\_\* values

Returns

Nothing

Definition at line 486 of file syscon\_5411x.h.

6.46.4.21 void Chip\_SYSCON\_PowerUp ( uint32\_t powerupmask )

Power up one or more blocks or peripherals.

**Parameters** 

powerupmask : OR'ed values of SYSCON\_PDRUNCFG\_\* values

Returns

Nothing

Definition at line 116 of file syscon\_5411x.c.

6.46.4.22 \_\_STATIC\_INLINE void Chip\_SYSCON\_SetFLASHAccess ( SYSCON\_FLASHTIM\_T clks )

Set FLASH memory access time in clocks.

**Parameters** 

clks : Clock cycles for FLASH access

Returns

Nothing

Definition at line 438 of file syscon\_5411x.h.

6.46.4.23 void Chip\_SYSCON\_SetNMISource ( uint32\_t intsrc )

Set source for non-maskable interrupt (NMI)

**Parameters** 

intsrc : IRQ number to assign to the NMI

Returns

Nothing

Note

The NMI source will be disabled upon exiting this function. Use the Chip\_SYSCON\_EnableNMISource() function to enable the NMI source.

Definition at line 51 of file syscon\_5411x.c.

6.46.4.24 \_\_STATIC\_INLINE void Chip\_SYSCON\_SetSYSTCKCAL ( uint32\_t sysCalVal )

Set System tick timer calibration value.

#### **Parameters**

sysCalVal	: System tick timer calibration value
-----------	---------------------------------------

## Returns

Nothing

Definition at line 207 of file syscon\_5411x.h.

6.46.4.25 \_\_STATIC\_INLINE void Chip\_SYSCON\_SetUSARTFRGCtrl ( uint8\_t fmul, uint8\_t fdiv )

Set UART Fractional divider value.

## **Parameters**

fmul	: Fractional multiplier value
fdiv	: Fractional divider value (Must always be 0xFF)

# Returns

Nothing

Definition at line 254 of file syscon\_5411x.h.

6.46.4.26 \_\_STATIC\_INLINE void Chip\_SYSCON\_StartFreqMeas ( void )

Starts a frequency measurement cycle.

Returns

Nothing

Note

This function is meant to be used with the Chip\_INMUX\_SetFreqMeasRefClock() and Chip\_INMUX\_Set  $\leftarrow$  FreqMeasTargClock() functions.

Definition at line 387 of file syscon\_5411x.h.

## 6.47 CHIP: LPC5411X UART Driver

# 6.47.1 Detailed Description

#### **Data Structures**

```
• struct LPC_USART_T
```

UART Registers.

struct UART BAUD T

UART Baud rate calculation structure.

• struct UART STATISTICS T

UART statistics structure.

#### **Macros**

```
• #define ECHO EN 1
```

- #define ECHO DIS 0
- #define UART\_CFG\_BITMASK (0x00fddbfd)

#### UART CFG register definitions.

- #define UART CFG ENABLE (0x01 << 0)</li>
- #define UART\_CFG\_DATALEN\_7 (0x00 << 2)
- #define UART\_CFG\_DATALEN\_8 (0x01 << 2)</li>
- #define UART\_CFG\_DATALEN\_9 (0x02 << 2)
- #define UART\_CFG\_PARITY\_NONE (0x00 << 4)
- #define UART CFG PARITY EVEN (0x02 << 4)
- #define UART\_CFG\_PARITY\_ODD (0x03 << 4)
- #define UART CFG STOPLEN 1 (0x00 << 6)
- #define UART\_CFG\_STOPLEN\_2 (0x01 << 6)
- #define UART\_CFG\_MODE32K (0x01 << 7)</li>
- #define OATT\_OF d\_WODESER (OXOT << 7
- #define UART\_CFG\_LINMODE (0x01 << 8)
- #define UART\_CFG\_CTSEN (0x01 << 9)
- #define UART\_CFG\_SYNCEN (0x01 << 11)</li>#define UART\_CFG\_CLKPOL (0x01 << 12)</li>
- #define UART\_CFG\_SYNCMST (0x01 << 14)</li>
- #define UART\_CFG\_LOOP (0x01 << 15)</li>
- #define UART\_CFG\_IOMODE (0x01 << 16)</li>
- #define UART\_CFG\_OETA (0x01 << 18)</li>
- #define UART\_CFG\_AUTOADDR (0x01 << 19)</li>
- #define UART\_CFG\_OESEL (0x01 << 20)</li>
- #define UART\_CFG\_OEPOL (0x01 << 21)</li>
- #define UART\_CFG\_RXPOL (0x01 << 22)</li>
- #define UART CFG TXPOL (0x01 << 23)</li>
- #define UART\_CTRL\_TXBRKEN (0x01 << 1)</li>

## UART CTRL register definitions.

- #define UART\_CTRL\_ADDRDET (0x01 << 2)</li>
- #define UART\_CTRL\_TXDIS (0x01 << 6)</li>
- #define UART\_CTRL\_CC (0x01 << 8)
- #define UART\_CTRL\_CLRCCONRX (0x01 << 9)
- #define UART\_CTRL\_AUTOBAUD (0x01 << 16)</li>
- #define UART\_STAT\_RXIDLE (0x01 << 1)</li>

# UART STAT register definitions.

- #define UART\_STAT\_TXIDLE (0x01 << 3)
- #define UART\_STAT\_CTS (0x01 << 4)</li>

```
    #define UART_STAT_DELTACTS (0x01 << 5)</li>

    #define UART_STAT_TXDISINT (0x01 << 6)</li>

    #define UART STAT RXBRK (0x01 << 10)</li>

    #define UART STAT DELTARXBRK (0x01 << 11)</li>

    #define UART STAT START (0x01 << 12)</li>

    #define UART STAT FRM ERRINT (0x01 << 13)</li>

    #define UART_STAT_PAR_ERRINT (0x01 << 14)</li>

    #define UART STAT RXNOISEINT (0x01 << 15)</li>

    #define UART STAT ABERR (0x01 << 16)</li>

    #define UART_INT_TXIDLE (0x01 << 3)</li>

     UART INTENSET/INTENCLR/INTSTAT register definitions.

    #define UART INT DELTACTS (0x01 << 5)</li>

    #define UART_INT_TXDIS (0x01 << 6)</li>

    #define UART INT DELTARXBRK (0x01 << 11)</li>

    #define UART INT START (0x01 << 12)</li>

    #define UART_INT_FRAMERR (0x01 << 13)</li>

    #define UART INT PARITYERR (0x01 << 14)</li>

    #define UART_INT_RXNOISE (0x01 << 15)</li>

    #define UART INT ABERR (0x01 << 16)</li>

    #define UART_FIFOCFG_BITMASK (0x7F033)

     UART FIFO Configuration register bits.

    #define UART_FIFOCFG_ENABLETX (1 << 0)</li>

• #define UART_FIFOCFG_ENABLERX (1 << 1)

    #define UART_FIFOCFG_DMATX (1 << 12)</li>

    #define UART_FIFOCFG_DMARX (1 << 13)</li>

    #define UART_FIFOCFG_WAKETX (1 << 14)</li>

    #define UART_FIFOCFG_WAKERX (1 << 15)</li>

    #define UART_FIFOCFG_EMPTYTX (1 << 16)</li>

    #define UART_FIFOCFG_EMPTYRX (1 << 17)</li>

    #define UART FIFO DEPTH (16) /** UART-FIFO How many entries are in the FIFO */

     UART FIFO Status register defines.

    #define UART_FIFOSTAT_BITMASK (0x1F1FFB) /** UART-FIFO STAT Register BitMask */

    #define UART FIFOSTAT TXERR (1 << 0)</li>

    #define UART_FIFOSTAT_RXERR (1 << 1)</li>

    #define UART_FIFOSTAT_PERIPH (1 << 3)</li>

    #define UART_FIFOSTAT_TXEMPTY (1 << 4)</li>

    #define UART_FIFOSTAT_TXNOTFULL (1 << 5)</li>

    #define UART_FIFOSTAT_RXNOTEMPTY (1 << 6)</li>

    #define UART_FIFOSTAT_RXFULL (1 << 7)</li>

    #define UART_FIFOSTAT_TXLVL(IvI) (((IvI) >> 8) & 0x1F)

    #define UART_FIFOSTAT_RXLVL(IVI) (((IVI) >> 16) & 0x1F)

    #define UART_FIFOTRIG_BITMASK (0x000f0f03) /** UART FIFO trigger settings Register BitMask */

     UART FIFO trigger settings register defines.

    #define UART_FIFOTRIG_TXLVLENA (1 << 0)</li>

    #define UART_FIFOTRIG_RXLVLENA (1 << 1)</li>

    #define UART_FIFOTRIG_TXLVL(IvI) ((IvI & 0x0f) << 8)</li>

    #define UART_FIFOTRIG_RXLVL(IvI) ((IvI & 0x0f) << 16)</li>

    #define UART_FIFOINT_BITMASK (0x001F) /** FIFO interrupt Bit mask */

     UART FIFO Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCLR/FIFOINTS↔
     TAT registers].

    #define UART FIFOINT TXERR (1 << 0) /** TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCL ←</li>

  R/FIFOINTSTAT register] */

    #define UART_FIFOINT_RXERR (1 << 1) /** RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENC←</li>
```

LR/FIFOINTSTAT register] \*/

#define UART\_FIFOINT\_TXLVL (1 << 2) /\*\* TX FIFO ready interrupt [BIT-2 of FIFOINTENSET/FIFOINT ←
 ENCLR/FIFOINTSTAT register] \*/</li>

- #define UART\_FIFOINT\_RXLVL (1 << 3) /\*\* RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINT ←
   ENCLR/FIFOINTSTAT register] \*/</li>
- #define UART\_FIFOINT\_PERINT (1 << 4) /\*\* UART peripheral interrupt [BIT-4 of FIFOINTSTAT register]</li>
   \*/

#### **Functions**

- \_\_STATIC\_INLINE void Chip\_UART\_Enable (LPC\_USART\_T \*pUART)

  Enable the UART.
- \_\_STATIC\_INLINE void Chip\_UART\_Disable (LPC\_USART\_T \*pUART)

  Disable the UART.
- \_\_STATIC\_INLINE void Chip\_UART\_TXEnable (LPC\_USART\_T \*pUART)

  Enable transmission on UART TxD pin.
- \_\_STATIC\_INLINE void Chip\_UART\_TXDisable (LPC\_USART\_T \*pUART)
   Disable transmission on UART TxD pin.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_AutoBaud (LPC\_USART\_T \*pUART)

  Set auto baud.
- \_\_STATIC\_INLINE void Chip\_UART\_SendByte (LPC\_USART\_T \*pUART, uint8\_t data)
   Transmit a single data byte through the UART peripheral.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_ReadByte (LPC\_USART\_T \*pUART)

  Read a single byte data from the UART peripheral.
- \_\_STATIC\_INLINE void Chip\_UART\_IntEnable (LPC\_USART\_T \*pUART, uint32\_t intMask)

  Enable UART interrupts.
- \_\_STATIC\_INLINE void Chip\_UART\_IntDisable (LPC\_USART\_T \*pUART, uint32\_t intMask)
   Disable UART interrupts.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetIntsEnabled (LPC\_USART\_T \*pUART)
   Returns UART interrupts that are enabled.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetIntStatus (LPC\_USART\_T \*pUART)

  Get UART interrupt status.
- \_\_STATIC\_INLINE void Chip\_UART\_ConfigData (LPC\_USART\_T \*pUART, uint32\_t config)
   Configure data width, parity and stop bits.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetStatus (LPC\_USART\_T \*pUART)

  Get the UART status register.
- \_\_STATIC\_INLINE void Chip\_UART\_ClearStatus (LPC\_USART\_T \*pUART, uint32\_t stsMask)
   Clear the UART status register.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOStatus (LPC\_USART\_T \*pUART)

  Get the current status of UART controller FIFO.
- \_\_STATIC\_INLINE void Chip\_UART\_ClearFIFOStatus (LPC\_USART\_T \*pUART, uint32\_t mask)

  Clear the FIFO status register.
- \_\_STATIC\_INLINE void Chip\_UART\_SetFIFOTrigLevel (LPC\_USART\_T \*pUART, uint8\_t tx\_lvl, uint8\_t rx ← \_\_lvl)
  - Setup the trigger level for UART FIFO.
- \_\_STATIC\_INLINE void Chip\_UART\_EnableFIFOInts (LPC\_USART\_T \*pUART, uint32\_t intMask) Enable a UART FIFO interrupt.
- \_\_STATIC\_INLINE void Chip\_UART\_DisableFIFOInts (LPC\_USART\_T \*pUART, uint32\_t intMask)
   Disable a UART FIFO interrupt.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOEnabledInts (LPC\_USART\_T \*pUART)

  Return enabled UART FIFO interrupts.
- \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOPendingInts (LPC\_USART\_T \*pUART)

```
Return pending UART FIFO interrupts.

    __STATIC_INLINE void Chip_UART_SetFIFOCfg (LPC_USART_T *pUART, uint32_t cfg)

         Set FIFO Configuration register.

    STATIC INLINE void Chip UART ClearFIFOCfg (LPC USART T*pUART, uint32 t cfg)

         Clear FIFO Configuration register.

    __STATIC_INLINE void Chip_UART_FlushFIFOs (LPC_USART_T *pUART)

         Flush FIFOs.

    int Chip UART Init (LPC USART T*pUART)

         Initialize the UART peripheral.

    void Chip_UART_DeInit (LPC_USART T *pUART)

         Deinitialize the UART peripheral.

    void Chip_UART_ConfigDMA (LPC_USART_T *pUART)

         Configure UART for DMA.

    int Chip_UART_Send (LPC_USART_T *pUART, const void *data, int numBytes)

         Transmit a byte array through the UART peripheral (non-blocking)
    • int Chip UART Read (LPC USART T *pUART, void *data, int numBytes)
         Read data through the UART peripheral (non-blocking)
    • uint32_t Chip_UART_SetBaud (LPC_USART_T *pUART, uint32_t baudrate)
         Set baud rate for UART.
    • int Chip_UART_SendBlocking (LPC_USART_T *pUART, const void *data, int numBytes)
         Transmit a byte array through the UART peripheral (blocking)

    int Chip UART ReadBlocking (LPC USART T*pUART, void *data, int numBytes)

         Read data through the UART peripheral (blocking)

    void Chip UART RXIntHandlerRB (LPC USART T*pUART, RINGBUFF T*pRB)

         UART receive-only interrupt handler for ring buffers.

    void Chip_UART_TXIntHandlerRB (LPC_USART_T *pUART, RINGBUFF_T *pRB)

         UART transmit-only interrupt handler for ring buffers.

    uint32 t Chip UART SendRB (LPC USART T*pUART, RINGBUFF T*pRB, const void *data, int count)

         Populate a transmit ring buffer and start UART transmit.

    int Chip UART ReadRB (LPC USART T *pUART, RINGBUFF T *pRB, void *data, int bytes)

         Copy data from a receive ring buffer.

    void Chip UART IRQHandlerRB (LPC USART T *pUART, UART STATISTICS T *statistics, RINGBUF ←

      F T*pRXRB, RINGBUFF T*pTXRB)
         UART receive/transmit interrupt handler for ring buffers.

    void Chip_UART_IRQHandlerDMA (LPC_USART_T *pUART, UART_STATISTICS_T *statistics)

         UART receive/transmit interrupt handler for DMA.
6.47.2 Macro Definition Documentation
6.47.2.1 #define ECHO DIS 0
Definition at line 50 of file uart 5411x.h.
6.47.2.2 #define ECHO_EN 1
Definition at line 49 of file uart 5411x.h.
6.47.2.3 #define UART_CFG_AUTOADDR (0x01 << 19)
Automatic Address matching enable
```

Definition at line 109 of file uart 5411x.h.

6.47.2.4 #define UART\_CFG\_BITMASK (0x00fddbfd)

UART CFG register definitions.

Definition at line 90 of file uart\_5411x.h.

6.47.2.5 #define UART\_CFG\_CLKPOL (0x01 << 12)

Un\_RXD rising edge sample enable bit

Definition at line 104 of file uart 5411x.h.

6.47.2.6 #define UART\_CFG\_CTSEN (0x01 << 9)

CTS enable bit

Definition at line 102 of file uart\_5411x.h.

6.47.2.7 #define UART\_CFG\_DATALEN\_7 (0x00 << 2)

UART 7 bit length mode

Definition at line 92 of file uart 5411x.h.

6.47.2.8 #define UART\_CFG\_DATALEN\_8 (0x01 << 2)

UART 8 bit length mode

Definition at line 93 of file uart\_5411x.h.

6.47.2.9 #define UART\_CFG\_DATALEN\_9 (0x02 << 2)

UART 9 bit length mode

Definition at line 94 of file uart\_5411x.h.

6.47.2.10 #define UART\_CFG\_ENABLE (0x01 << 0)

Definition at line 91 of file uart\_5411x.h.

6.47.2.11 #define UART\_CFG\_IOMODE (0x01 << 16)

enable bit standard UART / IrDA UART

Definition at line 107 of file uart 5411x.h.

6.47.2.12 #define UART\_CFG\_LINMODE (0x01 << 8)

**UART LIN MODE** 

Definition at line 101 of file uart\_5411x.h.

6.47.2.13 #define UART\_CFG\_LOOP (0x01 << 15)

Loopback mode enable bit

Definition at line 106 of file uart\_5411x.h.

6.47.2.14 #define UART\_CFG\_MODE32K (0x01 << 7)

**UART 32K MODE** 

Definition at line 100 of file uart\_5411x.h.

6.47.2.15 #define UART\_CFG\_OEPOL (0x01 << 21)

Output Enable Polarity

Definition at line 111 of file uart\_5411x.h.

6.47.2.16 #define UART\_CFG\_OESEL (0x01 << 20)

Output Enable Select

Definition at line 110 of file uart\_5411x.h.

6.47.2.17 #define UART\_CFG\_OETA (0x01 << 18)

Output Enable Turnaround time enable for RS-485 operation

Definition at line 108 of file uart\_5411x.h.

6.47.2.18 #define UART\_CFG\_PARITY\_EVEN (0x02 << 4)

Even parity

Definition at line 96 of file uart\_5411x.h.

6.47.2.19 #define UART\_CFG\_PARITY\_NONE (0x00 << 4)

No parity

Definition at line 95 of file uart\_5411x.h.

6.47.2.20 #define UART\_CFG\_PARITY\_ODD (0x03 << 4)

Odd parity

Definition at line 97 of file uart\_5411x.h.

6.47.2.21 #define UART\_CFG\_RXPOL (0x01 << 22)

Receive data polarity

Definition at line 112 of file uart\_5411x.h.

6.47.2.22 #define UART\_CFG\_STOPLEN\_1 (0x00 << 6)

**UART One Stop Bit Select** 

Definition at line 98 of file uart\_5411x.h.

6.47.2.23 #define UART\_CFG\_STOPLEN\_2 (0x01 << 6)

**UART Two Stop Bits Select** 

Definition at line 99 of file uart\_5411x.h.

6.47.2.24 #define UART\_CFG\_SYNCEN (0x01 << 11)

Synchronous mode enable bit

Definition at line 103 of file uart\_5411x.h.

6.47.2.25 #define UART\_CFG\_SYNCMST (0x01 << 14)

Select master mode (synchronous mode) enable bit

Definition at line 105 of file uart\_5411x.h.

6.47.2.26 #define UART\_CFG\_TXPOL (0x01 << 23)

Transmit data polarity

Definition at line 113 of file uart\_5411x.h.

6.47.2.27 #define UART\_CTRL\_ADDRDET (0x01 << 2)

Address detect mode enable bit

Definition at line 120 of file uart\_5411x.h.

6.47.2.28 #define UART\_CTRL\_AUTOBAUD (0x01 << 16)

Auto baud bit

Definition at line 124 of file uart\_5411x.h.

6.47.2.29 #define UART\_CTRL\_CC (0x01 << 8)

Continuous Clock mode enable bit

Definition at line 122 of file uart\_5411x.h.

6.47.2.30 #define UART\_CTRL\_CLRCCONRX (0x01 << 9)

Clear Continuous Clock bit

Definition at line 123 of file uart\_5411x.h.

6.47.2.31 #define UART\_CTRL\_TXBRKEN (0x01 << 1)</li>
UART CTRL register definitions.
Continuous break enable bit
Definition at line 119 of file uart\_5411x.h.
6.47.2.32 #define UART\_CTRL\_TXDIS (0x01 << 6)</li>
Transmit disable bit

Definition at line 121 of file uart\_5411x.h.

6.47.2.33 #define UART\_FIFO\_DEPTH (16) /\*\* UART-FIFO How many entries are in the FIFO \*/

UART FIFO Status register defines.

Definition at line 171 of file uart 5411x.h.

6.47.2.34 #define UART\_FIFOCFG\_BITMASK (0x7F033)

UART FIFO Configuration register bits.

Register mask bit

Definition at line 158 of file uart\_5411x.h.

6.47.2.35 #define UART\_FIFOCFG\_DMARX (1 << 13)

Enable DMA RX

Definition at line 162 of file uart\_5411x.h.

6.47.2.36 #define UART\_FIFOCFG\_DMATX (1 << 12)

Enable DMA TX

Definition at line 161 of file uart\_5411x.h.

6.47.2.37 #define UART\_FIFOCFG\_EMPTYRX (1 << 17)

Empty the RX FIFO

Definition at line 166 of file uart\_5411x.h.

6.47.2.38 #define UART\_FIFOCFG\_EMPTYTX (1 << 16)

Empty the TX FIFO

Definition at line 165 of file uart\_5411x.h.

6.47.2.39 #define UART\_FIFOCFG\_ENABLERX (1 << 1)

Enable RX FIFO

Definition at line 160 of file uart\_5411x.h.

6.47.2.40 #define UART\_FIFOCFG\_ENABLETX (1 << 0)

Enable TX FIFO

Definition at line 159 of file uart 5411x.h.

6.47.2.41 #define UART\_FIFOCFG\_WAKERX (1 << 15)

Enable wakeup triggered by RX

Definition at line 164 of file uart\_5411x.h.

6.47.2.42 #define UART\_FIFOCFG\_WAKETX (1 << 14)

Enable wakeup triggered by TX

Definition at line 163 of file uart\_5411x.h.

6.47.2.43 #define UART\_FIFOINT\_BITMASK (0x001F) /\*\* FIFO interrupt Bit mask \*/

UART FIFO Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCLR/FIFOIN ← TSTAT registers].

Definition at line 195 of file uart\_5411x.h.

6.47.2.44 #define UART\_FIFOINT\_PERINT (1 << 4) /\*\* UART peripheral interrupt [BIT-4 of FIFOINTSTAT register] \*/

Definition at line 200 of file uart\_5411x.h.

6.47.2.45 #define UART\_FIFOINT\_RXERR (1 << 1) /\*\* RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENCLR/FIFOINTST $\leftarrow$  AT register] \*/

Definition at line 197 of file uart 5411x.h.

6.47.2.46 #define UART\_FIFOINT\_RXLVL (1 << 3) /\*\* RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINTENCLR/FIFOINTSTAT register] \*/

Definition at line 199 of file uart\_5411x.h.

6.47.2.47 #define UART\_FIFOINT\_TXERR (1 << 0) /\*\* TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCLR/FIFOINTSTAT register] \*/

Definition at line 196 of file uart\_5411x.h.

6.47.2.48 #define UART\_FIFOINT\_TXLVL (1 << 2) /\*\* TX FIFO ready interrupt [BIT-2 of FIFOINTENSET/FIFOINTENCLR/FIFOINTSTAT register] \*/

Definition at line 198 of file uart\_5411x.h.

6.47.2.49 #define UART\_FIFOSTAT\_BITMASK (0x1F1FFB) /\*\* UART-FIFO STAT Register BitMask \*/

Definition at line 172 of file uart\_5411x.h.

6.47.2.50 #define UART\_FIFOSTAT\_PERIPH (1 << 3)

Peripheral interrupt

Definition at line 175 of file uart\_5411x.h.

6.47.2.51 #define UART\_FIFOSTAT\_RXERR (1 << 1)

**UART RX Error** 

Definition at line 174 of file uart\_5411x.h.

6.47.2.52 #define UART\_FIFOSTAT\_RXFULL (1 << 7)

**RX FIFO Full** 

Definition at line 179 of file uart\_5411x.h.

6.47.2.53 #define UART\_FIFOSTAT\_RXLVL( /v/ ) (((IVI) >> 16) & 0x1F)

Get TX Level from status

Definition at line 181 of file uart\_5411x.h.

6.47.2.54 #define UART\_FIFOSTAT\_RXNOTEMPTY (1 << 6)

**RXFIFO Not empty** 

Definition at line 178 of file uart\_5411x.h.

6.47.2.55 #define UART\_FIFOSTAT\_TXEMPTY (1 << 4)

**TXFIFO Empty** 

Definition at line 176 of file uart\_5411x.h.

6.47.2.56 #define UART\_FIFOSTAT\_TXERR (1 << 0)

**UART TX Error** 

Definition at line 173 of file uart\_5411x.h.

6.47.2.57 #define UART\_FIFOSTAT\_TXLVL(  $\mbox{IvI}$  ) ((( $\mbox{IvI}$ ) >> 8) & 0x1F)

Get TX Level from status

Definition at line 180 of file uart\_5411x.h.

6.47.2.58 #define UART\_FIFOSTAT\_TXNOTFULL (1 << 5)

TXFIFO Not Full

Definition at line 177 of file uart\_5411x.h.

6.47.2.59 #define UART\_FIFOTRIG\_BITMASK (0x000f0f03) /\*\* UART FIFO trigger settings Register BitMask \*/

UART FIFO trigger settings register defines.

Definition at line 186 of file uart\_5411x.h.

6.47.2.60 #define UART\_FIFOTRIG\_RXLVL( IvI ) ((IvI & 0x0f) << 16)

Set RX Level trigger

Definition at line 190 of file uart\_5411x.h.

6.47.2.61 #define UART\_FIFOTRIG\_RXLVLENA (1 << 1)

RX level enable

Definition at line 188 of file uart\_5411x.h.

6.47.2.62 #define UART\_FIFOTRIG\_TXLVL( IVI ) ((IVI & 0x0f) << 8)

Set TX Level trigger

Definition at line 189 of file uart\_5411x.h.

6.47.2.63 #define UART\_FIFOTRIG\_TXLVLENA (1 << 0)

TX level enable

Definition at line 187 of file uart\_5411x.h.

6.47.2.64 #define UART\_INT\_ABERR (0x01 << 16)

Auto-baud error interrupt

Definition at line 153 of file uart\_5411x.h.

6.47.2.65 #define UART\_INT\_DELTACTS (0x01 << 5)

Change in CTS state interrupt

Definition at line 146 of file uart\_5411x.h.

6.47.2.66 #define UART\_INT\_DELTARXBRK (0x01 << 11)

Change in receiver break detection interrupt

Definition at line 148 of file uart\_5411x.h.

6.47.2.67 #define UART\_INT\_FRAMERR (0x01 << 13)

Frame error interrupt

Definition at line 150 of file uart\_5411x.h.

6.47.2.68 #define UART\_INT\_PARITYERR (0x01 << 14)

Parity error interrupt

Definition at line 151 of file uart\_5411x.h.

6.47.2.69 #define UART\_INT\_RXNOISE (0x01 << 15)

Received noise interrupt

Definition at line 152 of file uart\_5411x.h.

6.47.2.70 #define UART\_INT\_START (0x01 << 12)

Start detect interrupt

Definition at line 149 of file uart\_5411x.h.

6.47.2.71 #define UART\_INT\_TXDIS (0x01 << 6)

Transmitter disable interrupt

Definition at line 147 of file uart\_5411x.h.

6.47.2.72 #define UART\_INT\_TXIDLE (0x01 << 3)

UART INTENSET/INTENCLR/INTSTAT register definitions.

Transmit idle interrupt

Definition at line 145 of file uart\_5411x.h.

6.47.2.73 #define UART\_STAT\_ABERR (0x01 << 16)

Auto baud error flag

Definition at line 140 of file uart\_5411x.h.

6.47.2.74 #define UART\_STAT\_CTS (0x01 << 4)

Status of CTS signal

Definition at line 131 of file uart\_5411x.h.

6.47.2.75 #define UART\_STAT\_DELTACTS (0x01 << 5)

Change in CTS state

Definition at line 132 of file uart\_5411x.h.

6.47.2.76 #define UART\_STAT\_DELTARXBRK (0x01 << 11)

Change in receive break detection

Definition at line 135 of file uart\_5411x.h.

6.47.2.77 #define UART\_STAT\_FRM\_ERRINT (0x01 << 13)

Framing Error interrupt flag

Definition at line 137 of file uart\_5411x.h.

6.47.2.78 #define UART\_STAT\_PAR\_ERRINT (0x01 << 14)

Parity Error interrupt flag

Definition at line 138 of file uart\_5411x.h.

6.47.2.79 #define UART\_STAT\_RXBRK (0x01 << 10)

Received break

Definition at line 134 of file uart\_5411x.h.

6.47.2.80 #define UART\_STAT\_RXIDLE (0x01 << 1)

UART STAT register definitions.

Receiver idle

Definition at line 129 of file uart\_5411x.h.

6.47.2.81 #define UART\_STAT\_RXNOISEINT (0x01 << 15)

Received Noise interrupt flag

Definition at line 139 of file uart\_5411x.h.

6.47.2.82 #define UART\_STAT\_START (0x01 << 12)

Start detected

Definition at line 136 of file uart\_5411x.h.

6.47.2.83 #define UART\_STAT\_TXDISINT (0x01 << 6)

Transmitter disabled

Definition at line 133 of file uart\_5411x.h.

6.47.2.84 #define UART\_STAT\_TXIDLE (0x01 << 3)

Transmitter idle

Definition at line 130 of file uart\_5411x.h.

6.47.3 Function Documentation

6.47.3.1 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_AutoBaud ( LPC\_USART\_T \* pUART )

Set auto baud.

#### **Parameters**

pUART	: Pointer to selected pUART peripheral

#### Returns

true if auto baud succeeds, false if fails

Definition at line 284 of file uart\_5411x.h.

6.47.3.2 \_\_STATIC\_INLINE void Chip\_UART\_ClearFIFOCfg ( LPC\_USART\_T \* pUART, uint32\_t cfg )

Clear FIFO Configuration register.

#### **Parameters**

pUART	: The base of UART peripheral on the chip
cfg	: Configuration value mask (OR'ed UART_FIFOCFG_* values like UART_FIFOCFG_ENA←
	BLETX)

## Returns

Nothing

Definition at line 516 of file uart\_5411x.h.

6.47.3.3 \_\_STATIC\_INLINE void Chip\_UART\_ClearFIFOStatus ( LPC\_USART\_T \* pUART, uint32\_t mask )

Clear the FIFO status register.

## **Parameters**

pUART	: The base of the UART peripheral on the chip
mask	: Mask of the status bits that needs to be cleared

## Returns

Nothing

Definition at line 436 of file uart\_5411x.h.

6.47.3.4 \_\_STATIC\_INLINE void Chip\_UART\_ClearStatus ( LPC\_USART\_T \* pUART, uint32\_t stsMask )

Clear the UART status register.

## **Parameters**

pUART	: Pointer to selected UARTx peripheral
stsMask	: OR'ed statuses to disable

## Returns

Nothing

# Note

Multiple interrupts may be pending. Mask the return value with one or more UART\_INTEN\_\* definitions to determine pending interrupts.

Definition at line 413 of file uart\_5411x.h.

6.47.3.5 \_\_STATIC\_INLINE void Chip\_UART\_ConfigData (  $LPC\_USART\_T * pUART$ , uint32\_t config ) Configure data width, parity and stop bits.

#### **Parameters**

pUART	: Pointer to selected pUART peripheral
config	: UART configuration, OR'ed values of select UART_CFG_* defines

## Returns

Nothing

Note

Select OR'ed config options for the UART from the UART\_CFG\_PARITY\_\*, UART\_CFG\_STOPLEN\_\*, and UART\_CFG\_DATALEN\_\* definitions. For example, a configuration of 8 data bits, 1 stop bit, and even (enabled) parity would be (UART\_CFG\_DATALEN\_8 | UART\_CFG\_STOPLEN\_1 | UART\_CFG\_PARITY\_EV EN). Will not alter other bits in the CFG register.

Definition at line 386 of file uart\_5411x.h.

6.47.3.6 void Chip\_UART\_ConfigDMA ( LPC\_USART\_T \* pUART )

Configure UART for DMA.

**Parameters** 

pUART	: The base of UART peripheral on the chip
	, , , , , , , , , , , , , , , , , , , ,

#### Returns

Nothing

Definition at line 174 of file uart 5411x.c.

6.47.3.7 void Chip\_UART\_Delnit ( LPC\_USART\_T \* pUART )

Deinitialize the UART peripheral.

Parameters

pUART	: The base of UART peripheral on the chip
-------	---

# Returns

Nothing

Definition at line 168 of file uart\_5411x.c.

6.47.3.8 \_\_STATIC\_INLINE void Chip\_UART\_Disable ( LPC\_USART\_T \* pUART )

Disable the UART.

**Parameters** 

pUART	: Pointer to selected UARTx peripheral

#### Returns

Nothing

Definition at line 254 of file uart\_5411x.h.

6.47.3.9 \_\_STATIC\_INLINE void Chip\_UART\_DisableFIFOInts ( LPC\_USART\_T \* pUART, uint32\_t intMask ) Disable a UART FIFO interrupt.

#### **Parameters**

pUART	: The base of UART peripheral on the chip
intMask	: Or'ed value of UART_FIFOINT_* values to disable (See UART_FIFOINT_BITMASK)

# Returns

Nothing

Definition at line 474 of file uart\_5411x.h.

 $\textbf{6.47.3.10} \quad \_\texttt{STATIC\_INLINE} \ void \ \textbf{Chip\_UART\_Enable} \ ( \ \ \textbf{LPC\_USART\_T} * \textit{pUART} \ )$ 

Enable the UART.

**Parameters** 

pUART	: Pointer to selected UARTx peripheral

# Returns

Nothing

Definition at line 244 of file uart\_5411x.h.

6.47.3.11 \_\_STATIC\_INLINE void Chip\_UART\_EnableFIFOInts ( LPC\_USART\_T \* pUART, uint32\_t intMask )

Enable a UART FIFO interrupt.

# Parameters

pUART	: The base of UART peripheral on the chip
intMask	: Or'ed value of UART_FIFOINT_* values to enable

## Returns

Nothing

Definition at line 463 of file uart\_5411x.h.

6.47.3.12 \_\_STATIC\_INLINE void Chip\_UART\_FlushFIFOs ( LPC\_USART\_T \* pUART )

Flush FIFOs.

**Parameters** 

pUART	: The base of UART peripheral on the chip

## Returns

Nothing

Definition at line 526 of file uart\_5411x.h.

6.47.3.13 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOEnabledInts ( LPC\_USART\_T \* pUART )

Return enabled UART FIFO interrupts.

#### **Parameters**

*pUART* : The base of UART peripheral on the chip

Returns

An Or'ed value of UART\_FIFOINT\_\* values

Definition at line 484 of file uart\_5411x.h.

6.47.3.14 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOPendingInts ( LPC\_USART\_T \* pUART )

Return pending UART FIFO interrupts.

**Parameters** 

*pUART* : The base of UART peripheral on the chip

Returns

An Or'ed value of UART\_FIFOINT\_\* values

Definition at line 494 of file uart\_5411x.h.

6.47.3.15 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetFIFOStatus ( LPC\_USART\_T \* pUART )

Get the current status of UART controller FIFO.

**Parameters** 

pUART : The base of UART peripheral on the chip

Returns

UART Status (Or-ed bit value of UART\_FIFOSTAT\_\*)

Note

Mask the return value with a value of type UART\_FIFOSTAT\_\* to determine if that status is active.

Definition at line 425 of file uart 5411x.h.

6.47.3.16 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetIntsEnabled ( LPC\_USART\_T \* pUART )

Returns UART interrupts that are enabled.

**Parameters** 

pUART : Pointer to selected UART peripheral

Returns

Returns the enabled UART interrupts

Note

Use an OR'ed value of UART\_INTEN\_\* definitions with this function to determine which interrupts are enabled. You can check for multiple enabled bits if needed.

Definition at line 357 of file uart\_5411x.h.

 $6.47.3.17 \quad \_{STATIC\_INLINE\ uint 32\_t\ Chip\_UART\_GetIntStatus\ (\ LPC\_USART\_T*pUART\ ) }$ 

Get UART interrupt status.

#### **Parameters**

pUART : The base of UART peripheral on the chip

## Returns

The UART interrupt status register

## Note

This register does not indicate UART pending interrupts. It indicates the enabled interrupts. To get pending interrupts, read the UART status register.

Definition at line 370 of file uart\_5411x.h.

6.47.3.18 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_GetStatus ( LPC\_USART\_T \* pUART )

Get the UART status register.

**Parameters** 

pUART : Pointer to selected UARTx peripheral

#### Returns

**UART** status register

#### Note

Multiple statuses may be pending. Mask the return value with one or more UART\_STAT\_\* definitions to determine statuses.

Definition at line 399 of file uart\_5411x.h.

6.47.3.19 int Chip\_UART\_Init ( LPC\_USART\_T \* pUART )

Initialize the UART peripheral.

**Parameters** 

pUART: The base of UART peripheral on the chip

# Returns

0 - On success; ERR\_FLEXCOMM\_FUNCNOTSUPPORTED or ERR\_FLEXCOMM\_NOTFREE on failure

Definition at line 155 of file uart 5411x.c.

 $\textbf{6.47.3.20} \qquad \underline{\quad \quad } \textbf{STATIC\_INLINE void Chip\_UART\_IntDisable ( \ \, \textbf{LPC\_USART\_T} * \textit{pUART, } \textbf{uint32\_t} \textit{ intMask} \ )$ 

Disable UART interrupts.

#### **Parameters**

pUART	: Pointer to selected UART peripheral
intMask	: OR'ed Interrupts to disable

## Returns

Nothing

Note

Use an OR'ed value of UART\_INTEN\_\* definitions with this function to disable specific UART interrupts.

Definition at line 344 of file uart\_5411x.h.

6.47.3.21 \_\_STATIC\_INLINE void Chip\_UART\_IntEnable ( LPC\_USART\_T \* pUART, uint32\_t intMask )

Enable UART interrupts.

### **Parameters**

pUART	: Pointer to selected UART peripheral
intMask	: OR'ed Interrupts to enable

#### Returns

Nothing

#### Note

Use an OR'ed value of UART\_INTEN\_\* definitions with this function to enable specific UART interrupts.

Definition at line 331 of file uart\_5411x.h.

6.47.3.22 void Chip\_UART\_IRQHandlerDMA ( LPC\_USART\_T \* pUART, UART\_STATISTICS\_T \* statistics )

UART receive/transmit interrupt handler for DMA.

# Parameters

pUART	: Pointer to selected UART peripheral
statistics	: Pointer to statistics structure

# Returns

**Nothing** 

### Note

This interrupt service routine provides a basic implementation of the UART interrupt handler for DMA

Definition at line 387 of file uart\_5411x.c.

6.47.3.23 void Chip\_UART\_IRQHandlerRB ( LPC\_USART\_T \* pUART, UART\_STATISTICS\_T \* statistics, RINGBUFF\_T \* pRXRB, RINGBUFF\_T \* pTXRB )

UART receive/transmit interrupt handler for ring buffers.

#### **Parameters**

pUART	: Pointer to selected UART peripheral
statistics	: Pointer to statistics structure
pRXRB	: Pointer to transmit ring buffer
pTXRB	: Pointer to receive ring buffer

## Returns

Nothing

#### Note

This provides a basic implementation of the UART IRQ handler for support of a ring buffer implementation for transmit and receive.

Definition at line 327 of file uart\_5411x.c.

6.47.3.24 int Chip\_UART\_Read ( LPC\_USART\_T \* pUART, void \* data, int numBytes )

Read data through the UART peripheral (non-blocking)

#### **Parameters**

pUART	: Pointer to selected UART peripheral
data	: Pointer to bytes array to fill
numBytes	: Size of the passed data array

## Returns

The actual number of bytes read

#### Note

This function reads data from the receive FIFO until either all the data has been read or the passed buffer is completely full. This function will not block. This function ignores errors.

Definition at line 211 of file uart\_5411x.c.

6.47.3.25 int Chip\_UART\_ReadBlocking ( LPC\_USART\_T \* pUART, void \* data, int numBytes )

Read data through the UART peripheral (blocking)

# **Parameters**

pUART	: Pointer to selected UART peripheral
data	: Pointer to data array to fill
numBytes	: Size of the passed data array

# Returns

The size of the dat array

# Note

This function reads data from the receive FIFO until the passed buffer is completely full. The function will block until full. This function ignores errors.

Definition at line 226 of file uart\_5411x.c.

6.47.3.26 \_\_STATIC\_INLINE uint32\_t Chip\_UART\_ReadByte ( LPC\_USART\_T \* pUART )

Read a single byte data from the UART peripheral.

#### **Parameters**

pUART	: Pointer to selected UART peripheral
-------	---------------------------------------

#### Returns

A single byte of data read

#### Note

This function reads a byte from the UART receive FIFO or receive hold register regard regardless of UART state

Definition at line 317 of file uart\_5411x.h.

```
6.47.3.27 int Chip_UART_ReadRB ( LPC_USART_T * pUART, RINGBUFF_T * pRB, void * data, int bytes )
```

Copy data from a receive ring buffer.

#### **Parameters**

pUART	: Pointer to selected UART peripheral
pRB	: Pointer to ring buffer structure to use
data	: Pointer to buffer to fill from ring buffer
bytes	: Size of the passed buffer in bytes

#### Returns

The number of bytes placed into the ring buffer

## Note

Will move the data from the RX ring buffer up to the the maximum passed buffer size. Returns 0 if there is no data in the ring buffer.

Definition at line 319 of file uart\_5411x.c.

```
6.47.3.28 void Chip_UART_RXIntHandlerRB ( LPC_USART_T * pUART, RINGBUFF_T * pRB )
```

UART receive-only interrupt handler for ring buffers.

## **Parameters**

pUART	: Pointer to selected UART peripheral
pRB	: Pointer to ring buffer structure to use

### Returns

Nothing

#### Note

If ring buffer support is desired for the receive side of data transfer, the UART interrupt should call this function for a receive based interrupt status.

Definition at line 279 of file uart\_5411x.c.

```
6.47.3.29 int Chip_UART_Send ( LPC_USART_T * pUART, const void * data, int numBytes )
```

Transmit a byte array through the UART peripheral (non-blocking)

#### **Parameters**

pUART	: Pointer to selected UART peripheral
data	: Pointer to bytes to transmit
numBytes	: Number of bytes to transmit

## Returns

The actual number of bytes placed into the FIFO

#### Note

This function places data into the transmit FIFO until either all the data is in the FIFO or the FIFO is full. This function will not block in the FIFO is full. The actual number of bytes placed into the FIFO is returned. This function ignores errors.

Definition at line 180 of file uart 5411x.c.

6.47.3.30 int Chip\_UART\_SendBlocking ( LPC\_USART\_T \* pUART, const void \* data, int numBytes )

Transmit a byte array through the UART peripheral (blocking)

## **Parameters**

pUART	: Pointer to selected UART peripheral
data	: Pointer to data to transmit
numBytes	: Number of bytes to transmit

### Returns

The number of bytes transmitted

#### Note

This function will send or place all bytes into the transmit FIFO. This function will block until the last bytes are in the FIFO.

Definition at line 195 of file uart\_5411x.c.

6.47.3.31 \_\_STATIC\_INLINE void Chip\_UART\_SendByte ( LPC\_USART\_T \* pUART, uint8\_t data )

Transmit a single data byte through the UART peripheral.

## **Parameters**

pUART	: Pointer to selected UART peripheral
data	: Byte to transmit

## Returns

Nothing

### Note

This function attempts to place a byte into the UART transmit holding register regard regardless of UART state.

Definition at line 305 of file uart\_5411x.h.

6.47.3.32 uint32\_t Chip\_UART\_SendRB ( LPC\_USART\_T \* pUART, RINGBUFF\_T \* pRB, const void \* data, int count )

Populate a transmit ring buffer and start UART transmit.

#### **Parameters**

pUART	: Pointer to selected UART peripheral
pRB	: Pointer to ring buffer structure to use
data	: Pointer to buffer to move to ring buffer
count	: Number of bytes to move

#### Returns

The number of bytes placed into the ring buffer

#### Note

Will move the data into the TX ring buffer and start the transfer. If the number of bytes returned is less than the number of bytes to send, the ring buffer is considered full.

Definition at line 300 of file uart\_5411x.c.

6.47.3.33 uint32\_t Chip\_UART\_SetBaud ( LPC\_USART\_T \* pUART, uint32\_t baudrate )

Set baud rate for UART.

#### **Parameters**

pUART	: The base of UART peripheral on the chip
baudrate	Baud rate to be set

#### Returns

Actual baud rate set

#### Note

This function uses the FRG to generate the required clock, the FRG is shared by all the UARTs, hence calling this API for multiple UARTs can affect each other.

Definition at line 252 of file uart\_5411x.c.

6.47.3.34 \_\_STATIC\_INLINE void Chip\_UART\_SetFIFOCfg ( LPC\_USART\_T \* pUART, uint32\_t cfg )

Set FIFO Configuration register.

#### **Parameters**

pUART	: The base of UART peripheral on the chip
cfg	: Configuration value mask (OR'ed UART_FIFOCFG_* values like UART_FIFOCFG_ENA←
	BLETX)

## Returns

Nothing

Definition at line 505 of file uart\_5411x.h.

6.47.3.35 \_\_STATIC\_INLINE void Chip\_UART\_SetFIFOTrigLevel ( LPC\_USART\_T \* pUART, uint8\_t tx\_lvl, uint8\_t rx\_lvl)

Setup the trigger level for UART FIFO.

#### **Parameters**

pUART	: The base of the UART peripheral on chip
tx_lvl	: TX Trigger level [Valid values 0 to 15]
rx_lvl	: RX Trigger level [Valid values 0 to 15]

#### Returns

Nothing

#### Note

When  $tx_l v l = 0$ ; trigger will happen when TX FIFO is empty if  $tx_l v l = 15$ ; trigger will happen when TX FIFO has at least one free space

When  $rx_lvl = 0$ ; trigger will happen when RX FIFO has at least one byte in it, if  $rx_lvl = 15$ ; trigger will happen when RX FIFO is full and cannot receive anymore data

Definition at line 452 of file uart\_5411x.h.

6.47.3.36 \_\_STATIC\_INLINE void Chip\_UART\_TXDisable ( LPC\_USART\_T \* pUART )

Disable transmission on UART TxD pin.

#### **Parameters**

nHART	: Pointer to selected pUART peripheral
ρο/ 11 11	1. To little to colocica portiti poriprioral

#### Returns

Nothing

Definition at line 274 of file uart\_5411x.h.

6.47.3.37 \_\_STATIC\_INLINE void Chip\_UART\_TXEnable ( LPC\_USART\_T \* pUART )

Enable transmission on UART TxD pin.

#### **Parameters**

por an portant control of the portant	pUART	: Pointer to selected pUART peripheral	
---	-------	--	--

## Returns

Nothing

Definition at line 264 of file uart\_5411x.h.

6.47.3.38 void Chip\_UART\_TXIntHandlerRB ( LPC\_USART\_T \* pUART, RINGBUFF\_T \* pRB )

UART transmit-only interrupt handler for ring buffers.

#### **Parameters**

pUART	: Pointer to selected UART peripheral

pRB	: Pointer to ring buffer structure to use

Returns

Nothing

Note

If ring buffer support is desired for the transmit side of data transfer, the UART interrupt should call this function for a transmit based interrupt status.

Definition at line 289 of file uart\_5411x.c.

# 6.48 CHIP: LPC5411X Windowed Watchdog driver

## 6.48.1 Detailed Description

#### **Data Structures**

• struct LPC\_WWDT\_T

Windowed Watchdog register block structure.

#### **Macros**

- #define WWDT\_WDMOD\_BITMASK ((uint32\_t) 0x3F)
  - Watchdog Mode register definitions.
- #define WWDT WDMOD WDEN ((uint32 t) (1 << 0))</li>
- #define WWDT\_WDMOD\_WDRESET ((uint32\_t) (1 << 1))</li>
- #define WWDT\_WDMOD\_WDTOF ((uint32\_t) (1 << 2))</li>
- #define WWDT\_WDMOD\_WDINT ((uint32\_t) (1 << 3))</li>
- #define WWDT WDMOD WDPROTECT ((uint32 t) (1 << 4))</li>
- #define WWDT\_WDMOD\_LOCK ((uint32\_t) (1 << 5))</li>

#### **Functions**

- \_\_STATIC\_INLINE void Chip\_WWDT\_Init (LPC\_WWDT\_T \*pWWDT)
  - Initialize the Watchdog timer.
- \_\_STATIC\_INLINE void Chip\_WWDT\_DeInit (LPC\_WWDT\_T \*pWWDT)
  - Shutdown the Watchdog timer.
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetTimeOut (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
   Set WDT timeout constant value used for feed.
- \_\_STATIC\_INLINE void Chip\_WWDT\_Feed (LPC\_WWDT\_T \*pWWDT)
  - Feed watchdog timer.
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetWarning (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
   Set WWDT warning interrupt.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWarning (LPC\_WWDT\_T \*pWWDT)
   Get WWDT warning interrupt.
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetWindow (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
   Set WWDT window time.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWindow (LPC\_WWDT\_T \*pWWDT)
   Get WWDT window time.
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetOption (LPC\_WWDT\_T \*pWWDT, uint32\_t options)
   Enable watchdog timer options.
- \_\_STATIC\_INLINE void Chip\_WWDT\_UnsetOption (LPC\_WWDT\_T \*pWWDT, uint32\_t options)
   \_\_Disable/clear watchdog timer options.
- \_\_STATIC\_INLINE void Chip\_WWDT\_Start (LPC\_WWDT\_T \*pWWDT)
  - Enable WWDT activity.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetStatus (LPC\_WWDT\_T \*pWWDT)
  - Read WWDT status flag.
- \_\_STATIC\_INLINE void Chip\_WWDT\_ClearStatusFlag (LPC\_WWDT\_T \*pWWDT, uint32\_t status)
   Clear WWDT interrupt status flags.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetCurrentCount (LPC\_WWDT\_T \*pWWDT)
   Get the current value of WDT.

```
6.48.2 Macro Definition Documentation
6.48.2.1 #define WWDT_WDMOD_BITMASK ((uint32_t) 0x3F)
Watchdog Mode register definitions.
Watchdog Mode Bitmask
Definition at line 61 of file wwdt 5411x.h.
6.48.2.2 #define WWDT_WDMOD_LOCK ((uint32_t) (1 << 5))
WWDT lock bit
Definition at line 73 of file wwdt_5411x.h.
6.48.2.3 #define WWDT_WDMOD_WDEN ((uint32_t) (1 << 0))
WWDT enable bit
Definition at line 63 of file wwdt_5411x.h.
6.48.2.4 #define WWDT_WDMOD_WDINT ((uint32_t) (1 << 3))
WWDT warning interrupt flag bit
Definition at line 69 of file wwdt_5411x.h.
6.48.2.5 #define WWDT_WDMOD_WDPROTECT ((uint32_t) (1 << 4))
WWDT Protect flag bit
Definition at line 71 of file wwdt_5411x.h.
6.48.2.6 #define WWDT_WDMOD_WDRESET ((uint32_t) (1 << 1))
WWDT reset enable bit
Definition at line 65 of file wwdt_5411x.h.
6.48.2.7 #define WWDT_WDMOD_WDTOF ((uint32_t) (1 << 2))
WWDT time-out flag bit
Definition at line 67 of file wwdt_5411x.h.
6.48.3 Function Documentation
```

6.48.3.1 \_\_STATIC\_INLINE void Chip\_WWDT\_ClearStatusFlag ( LPC\_WWDT\_T \* pWWDT, uint32\_t status )

Generated on Fri Mar 4 2016 18:34:19 for LPCOpen Platform for LPC5411X microcontrollers by Doxygen

Clear WWDT interrupt status flags.

**Parameters** 

pWWDT	: The base of WatchDog Timer peripheral on the chip
status	: Or'ed value of status flag(s) that you want to clear, should be:
	WWDT_WDMOD_WDTOF: Clear watchdog timeout flag
	WWDT_WDMOD_WDINT: Clear watchdog warning flag

#### Returns

None

Definition at line 234 of file wwdt\_5411x.h.

6.48.3.2 \_\_STATIC\_INLINE void Chip\_WWDT\_Delnit ( LPC\_WWDT\_T \* pWWDT )

Shutdown the Watchdog timer.

**Parameters** 

pWWDT : The base of WatchDog Timer peripheral on the chip

#### Returns

None

Definition at line 97 of file wwdt 5411x.h.

6.48.3.3 \_\_STATIC\_INLINE void Chip\_WWDT\_Feed ( LPC\_WWDT\_T \* pWWDT )

Feed watchdog timer.

**Parameters** 

pWWDT : The base of WatchDog Timer peripheral on the chip

## Returns

None

#### Note

If this function isn't called, a watchdog timer warning will occur. After the warning, a timeout will occur if a feed has happened. Note that if WWDT registers are modified in an interrupt then it is a good idea to prevent those interrupts when writing the feed sequence.

Definition at line 122 of file wwdt\_5411x.h.

6.48.3.4 \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetCurrentCount ( LPC\_WWDT\_T \* pWWDT )

Get the current value of WDT.

**Parameters** 

*pWWDT* : The base of WatchDog Timer peripheral on the chip

Returns

current value of WDT

Definition at line 250 of file wwdt\_5411x.h.

6.48.3.5 \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetStatus ( LPC\_WWDT\_T \* pWWDT )

Read WWDT status flag.

**Parameters** 

pWWDT : The base of WatchDog Timer peripheral on the chip

Returns

Watchdog status, an Or'ed value of WWDT\_WDMOD\_\*

Definition at line 221 of file wwdt\_5411x.h.

6.48.3.6 \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWarning ( LPC\_WWDT\_T \* pWWDT )

Get WWDT warning interrupt.

**Parameters** 

pWWDT: The base of WatchDog Timer peripheral on the chip

Returns

WWDT warning interrupt

Definition at line 146 of file wwdt\_5411x.h.

6.48.3.7 \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWindow ( LPC\_WWDT\_T \* pWWDT )

Get WWDT window time.

**Parameters** 

pWWDT : The base of WatchDog Timer peripheral on the chip

Returns

WWDT window time

Definition at line 170 of file wwdt\_5411x.h.

6.48.3.8 \_\_STATIC\_INLINE void Chip\_WWDT\_Init ( LPC\_WWDT\_T \* pWWDT )

Initialize the Watchdog timer.

#### **Parameters**

pWWDT	: The base of WatchDog Timer peripheral on the chip
-------	---

#### Returns

None

Definition at line 80 of file wwdt\_5411x.h.

6.48.3.9 \_\_STATIC\_INLINE void Chip\_WWDT\_SetOption ( LPC WWDT\_T \* pWWDT, uint32\_t options )

Enable watchdog timer options.

#### **Parameters**

pWWDT	: The base of WatchDog Timer peripheral on the chip
options	: An or'ed set of options of values WWDT_WDMOD_WDEN, WWDT_WDMOD_WDRESET,
	and WWDT_WDMOD_WDPROTECT

## Returns

None

#### Note

You can enable more than one option at once (ie, WWDT\_WDMOD\_WDRESET | WWDT\_WDMOD\_WDPR ← OTECT), but use the WWDT\_WDMOD\_WDEN after all other options are set (or unset) with no other options. If WWDT\_WDMOD\_LOCK is used, it cannot be unset.

Definition at line 186 of file wwdt\_5411x.h.

6.48.3.10 \_\_STATIC\_INLINE void Chip\_WWDT\_SetTimeOut ( LPC\_WWDT\_T \* pWWDT, uint32\_t timeout )

Set WDT timeout constant value used for feed.

#### **Parameters**

pWWDT	: The base of WatchDog Timer peripheral on the chip
timeout	: WDT timeout in ticks, between WWDT_TICKS_MIN and WWDT_TICKS_MAX

## Returns

none

Definition at line 108 of file wwdt\_5411x.h.

6.48.3.11 \_\_STATIC\_INLINE void Chip\_WWDT\_SetWarning ( LPC\_WWDT\_T \* pWWDT, uint32\_t timeout )

Set WWDT warning interrupt.

#### **Parameters**

pWWDT	: The base of WatchDog Timer peripheral on the chip

timeout: WDT warning in ticks, between 0 and 1023

Returns

None

Note

This is the number of ticks after the watchdog interrupt that the warning interrupt will be generated.

Definition at line 136 of file wwdt 5411x.h.

6.48.3.12 \_\_STATIC\_INLINE void Chip\_WWDT\_SetWindow ( LPC\_WWDT\_T \* pWWDT, uint32\_t timeout )

Set WWDT window time.

#### **Parameters**

pWWDT	: The base of WatchDog Timer peripheral on the chip
timeout	: WDT timeout in ticks, between WWDT_TICKS_MIN and WWDT_TICKS_MAX

#### Returns

None

Note

The watchdog timer must be fed between the timeout from the Chip\_WWDT\_SetTimeOut() function and this function, with this function defining the last tick before the watchdog window interrupt occurs.

Definition at line 160 of file wwdt\_5411x.h.

6.48.3.13 \_\_STATIC\_INLINE void Chip\_WWDT\_Start ( LPC\_WWDT\_T \* pWWDT )

Enable WWDT activity.

**Parameters** 

pWWDT: The base of WatchDog Timer peripheral on the chip

Returns

None

Definition at line 210 of file wwdt\_5411x.h.

6.48.3.14 \_\_STATIC\_INLINE void Chip\_WWDT\_UnsetOption ( LPC\_WWDT\_T \* pWWDT, uint32\_t options )

Disable/clear watchdog timer options.

**Parameters** 

pWWDT: The base of WatchDog Timer peripheral on the chip

options	: An or'ed set of options of values WWDT_WDMOD_WDEN, WWDT_WDMOD_WDRESET,
	and WWDT_WDMOD_WDPROTECT

Returns

None

Note

You can disable more than one option at once (ie, WWDT\_WDMOD\_WDRESET  $\mid$  WWDT\_WDMOD\_WDT  $\leftarrow$  OF).

Definition at line 200 of file wwdt\_5411x.h.

## 6.49 CHIP: LPC5411X flexcomm API

#### 6.49.1 Detailed Description

#### **Macros**

```
• #define FLEXCOMM_LOCK (1 << 3)
```

FlexCOMM PSEL register bits.

- #define FLEXCOMM\_ID\_USART (1 << 4)
- #define FLEXCOMM ID SPI (1 << 5)
- #define FLEXCOMM ID I2C (1 << 6)
- #define FLEXCOMM\_ID\_I2S (1 << 7)
- #define ERR FLEXCOMM FUNCNOTSUPPORTED -1

Flexcomm error and offset values.

- #define ERR FLEXCOMM NOTFREE -2
- #define ERR FLEXCOMM INVALIDBASE -3
- #define FLEXCOMM\_PSEL\_OFFSET 0xFF8

## **Typedefs**

typedef void LPC\_FLEXCOMM\_T

#### **Enumerations**

enum FLEXCOMM\_PERIPH\_T {
 FLEXCOMM\_PERIPH\_NONE, FLEXCOMM\_PERIPH\_USART, FLEXCOMM\_PERIPH\_SPI, FLEXCOMM
 \_PERIPH\_I2C,
 FLEXCOMM\_PERIPH\_I2S\_TX, FLEXCOMM\_PERIPH\_I2S\_RX }

FLEXCOMM Peripheral functions.

## **Functions**

\_\_STATIC\_INLINE FLEXCOMM\_PERIPH\_T Chip\_FLEXCOMM\_GetFunc (LPC\_FLEXCOMM\_T \*pFCO→ MM)

Get currently enabled FLEXCOMM function.

\_\_STATIC\_INLINE int Chip\_FLEXCOMM\_IsLocked (LPC\_FLEXCOMM\_T \*pFCOMM)

Checks if given FLEXCOMM is locked to a function.

\_\_STATIC\_INLINE void Chip\_FLEXCOMM\_Lock (LPC\_FLEXCOMM\_T \*pFCOMM)

Lock FLEXCOMM to a function.

int Chip\_FLEXCOMM\_SetPeriph (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph, int lock)

Set FLEXCOMM to a peripheral function.

int Chip\_FLEXCOMM\_GetIndex (LPC\_FLEXCOMM\_T \*pFCOMM)

Get index of the FLEXCOMM corresponding to the given base address.

• int Chip\_FLEXCOMM\_Init (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph)

Initialize FlexCOMM and associate it with a given peripheral.

void Chip\_FLEXCOMM\_DeInit (LPC\_FLEXCOMM\_T \*pFCOMM)

Uninitialize the FlexCOMM.

6.49.2 Macro Definition Documentation

6.49.2.1 #define ERR\_FLEXCOMM\_FUNCNOTSUPPORTED -1

Flexcomm error and offset values.

Selected flexcomm does not support the function desired

Definition at line 65 of file flexcomm\_5411x.h.

6.49.2.2 #define ERR\_FLEXCOMM\_INVALIDBASE -3

Invalid flexcomm base address

Definition at line 67 of file flexcomm 5411x.h.

6.49.2.3 #define ERR\_FLEXCOMM\_NOTFREE -2

FlexCOMM is not free (used as a different peripheral)

Definition at line 66 of file flexcomm\_5411x.h.

6.49.2.4 #define FLEXCOMM\_ID\_I2C (1 << 6)

I2C Support bit

Definition at line 61 of file flexcomm 5411x.h.

6.49.2.5 #define FLEXCOMM\_ID\_I2S (1 << 7)

**I2S Support bit** 

Definition at line 62 of file flexcomm\_5411x.h.

6.49.2.6 #define FLEXCOMM\_ID\_SPI (1 << 5)

SPI Support bit

Definition at line 60 of file flexcomm\_5411x.h.

6.49.2.7 #define FLEXCOMM\_ID\_USART (1 << 4)

**USART** Support bit

Definition at line 59 of file flexcomm\_5411x.h.

6.49.2.8 #define FLEXCOMM\_LOCK (1 << 3)

FlexCOMM PSEL register bits.

Lock Bit

Definition at line 58 of file flexcomm\_5411x.h.

6.49.2.9 #define FLEXCOMM\_PSEL\_OFFSET 0xFF8

Offset of the flexcomm PSEL register

Definition at line 68 of file flexcomm\_5411x.h.

## 6.49.3 Typedef Documentation

6.49.3.1 typedef void LPC\_FLEXCOMM\_T

Definition at line 45 of file flexcomm 5411x.h.

## 6.49.4 Enumeration Type Documentation

6.49.4.1 enum FLEXCOMM\_PERIPH\_T

FLEXCOMM Peripheral functions.

#### **Enumerator**

FLEXCOMM\_PERIPH\_NONE No peripheral
FLEXCOMM\_PERIPH\_USART USART peripheral
FLEXCOMM\_PERIPH\_I2C I2C Peripheral
FLEXCOMM\_PERIPH\_I2S\_TX I2S TX Peripheral
FLEXCOMM\_PERIPH\_I2S\_RX I2S RX Peripheral

Definition at line 48 of file flexcomm\_5411x.h.

## 6.49.5 Function Documentation

6.49.5.1 void Chip\_FLEXCOMM\_Delnit ( LPC\_FLEXCOMM\_T \* pFCOMM )

Uninitialize the FlexCOMM.

Parameters

pFCOMM : Base address of the flexcomm peripheral

#### Returns

Nothing

Definition at line 106 of file flexcomm\_5411x.c.

6.49.5.2 \_\_STATIC\_INLINE FLEXCOMM\_PERIPH\_T Chip\_FLEXCOMM\_GetFunc ( LPC\_FLEXCOMM\_T \* pFCOMM )

Get currently enabled FLEXCOMM function.

**Parameters** 

pFCOMM : Base address of the flexcomm peripheral

### Returns

Enabled flexcomm peripheral (See FLEXCOMM\_PERIPH\_T)

Definition at line 75 of file flexcomm\_5411x.h.

6.49.5.3 int Chip\_FLEXCOMM\_GetIndex ( LPC\_FLEXCOMM\_T \* pFCOMM )

Get index of the FLEXCOMM corresponding to the given base address.

#### **Parameters**

pFCOMM	: Base address of the flexcomm peripheral
--------	---

#### Returns

Index of FLEXCOMM, ERR\_FLEXCOMM\_INVALIDBASE - when base address is invalid

Definition at line 51 of file flexcomm 5411x.c.

6.49.5.4 int Chip\_FLEXCOMM\_Init ( LPC FLEXCOMM T \* pFCOMM, FLEXCOMM PERIPH T periph )

Initialize FlexCOMM and associate it with a given peripheral.

#### **Parameters**

pFCOMM	: Base address of the flexcomm peripheral
periph	: Peripheral to set the FlexCOMM to

#### Returns

0 on success, ERR\_FLEXCOMM\_FUNCNOTSUPPORTED when the given FlexComm does not support peripheral provided by *periph*, ERR\_FLEXCOMM\_NOTFREE when the flexcomm is being used already as a peripheral.

Definition at line 76 of file flexcomm\_5411x.c.

6.49.5.5 \_\_STATIC\_INLINE int Chip\_FLEXCOMM\_IsLocked ( LPC\_FLEXCOMM\_T \* pFCOMM )

Checks if given FLEXCOMM is locked to a function.

### **Parameters**

pFCOMM	: Base address of the flexcomm peripheral

## Returns

1 - FLEXCOMM is locked to a function; 0 - FLEXCOMM is not locked

Definition at line 85 of file flexcomm\_5411x.h.

6.49.5.6 \_\_STATIC\_INLINE void Chip\_FLEXCOMM\_Lock ( LPC\_FLEXCOMM\_T \* pFCOMM )

Lock FLEXCOMM to a function.

## Parameters

pFCOMM	: Base address of the flexcomm peripheral
--------	---

#### Returns

Nothing

## Note

Once the FLEXCOMM is locked, it can only be unlocked by a reset

Definition at line 96 of file flexcomm\_5411x.h.

6.49.5.7 int Chip\_FLEXCOMM\_SetPeriph ( LPC\_FLEXCOMM\_T \* pFCOMM, FLEXCOMM\_PERIPH\_T periph, int lock )

Set FLEXCOMM to a peripheral function.

#### **Parameters**

pFCOMM	: Base address of the flexcomm peripheral
periph	: Selected peripheral (See FLEXCOMM_PERIPH_T)
lock	: 1 - Flexcomm will be locked as given peripheral, 0 - Do not lock

#### See also

Chip\_FLEXCOMM\_Init()

#### Returns

0 on success, ERR\_FLEXCOMM\_FUNCNOTSUPPORTED when the given FlexComm does not support peripheral provided by *periph*, ERR\_FLEXCOMM\_NOTFREE when the flexcomm is being used already as a peripheral.

#### Note

Once the FLEXCOMM is locked, it can only be unlocked by a reset

Definition at line 128 of file flexcomm\_5411x.c.

# 6.50 CHIP: LPC5411X support functions

## 6.50.1 Detailed Description

#### **Functions**

void SystemCoreClockUpdate (void)

Update system core and ASYNC syscon clock rate, should be called if the system has a clock rate change.

void Chip\_SystemInit (void)

Set up and initialize hardware prior to call to main()

void Chip\_SetupIrcClocking (uint32\_t iFreq)

Clock and PLL initialization based on the internal oscillator.

void Chip\_SetupExtInClocking (uint32\_t iFreq)

Clock and PLL initialization based on the external clock input.

void Chip\_SetupFROClocking (uint32\_t iFreq)

Initialize the Core clock to given frequency (12, 48 or 96 MHz)

void Chip\_USB\_Init (void)

Initialize the USB bus.

• \_\_STATIC\_INLINE void Chip\_USB\_TrimOff (int enable)

Turn of FRO clock trimming based on USB SOF.

#### **Variables**

• uint32\_t SystemCoreClock

Current system clock rate, mainly used for peripherals in SYSCON.

#### 6.50.2 Function Documentation

6.50.2.1 void Chip\_SetupExtInClocking ( uint32\_t iFreq )

Clock and PLL initialization based on the external clock input.

## **Parameters**

*iFreq* : Rate (in Hz) to set the main system clock to

#### Returns

None

Definition at line 141 of file sysinit\_5411x.c.

6.50.2.2 void Chip\_SetupFROClocking ( uint32\_t iFreq )

Initialize the Core clock to given frequency (12, 48 or 96 MHz)

## **Parameters**

iFreq : Desired frequency (must be one of SYSCON\_FRO12MHZ\_FREQ or SYSCON\_FRO48← MHZ\_FREQ or SYSCON\_FRO96MHZ\_FREQ)

## Returns

Nothing

Definition at line 70 of file sysinit\_5411x.c.

6.50.2.3 void Chip\_SetupIrcClocking ( uint32\_t iFreq )

Clock and PLL initialization based on the internal oscillator.

**Parameters** 

*iFreq* : Rate (in Hz) to set the main system clock to

Returns

None

Definition at line 97 of file sysinit\_5411x.c.

6.50.2.4 void Chip\_SystemInit (void)

Set up and initialize hardware prior to call to main()

Returns

None

Note

Chip\_SystemInit() is called prior to the application and sets up system clocking prior to the application starting.

Definition at line 191 of file sysinit\_5411x.c.

6.50.2.5 void Chip\_USB\_Init (void)

Initialize the USB bus.

Returns

Nothing

Note

Uses FRO HF to initialize the pin-IO and the clocks.

Definition at line 61 of file chip\_5411x.c.

6.50.2.6 \_\_STATIC\_INLINE void Chip\_USB\_TrimOff ( int enable )

Turn of FRO clock trimming based on USB SOF.

**Parameters** 

enable : 0 - Disable trim based on USB SOF; Non-Zero to enable it

Returns

Nothing

Definition at line 271 of file chip.h.

6.50.2.7 void SystemCoreClockUpdate ( void )

Update system core and ASYNC syscon clock rate, should be called if the system has a clock rate change.

Returns

None

Definition at line 55 of file chip\_5411x.c.

6.50.3 Variable Documentation

6.50.3.1 uint32\_t SystemCoreClock

Current system clock rate, mainly used for peripherals in SYSCON.

Definition at line 43 of file chip\_5411x.c.

# 6.51 CHIP: LPC5411x Chip driver build time options

## 6.51.1 Detailed Description

Some chip drivers require build-time configuration to enable and disable specific platform features. A build-time option is configured by the use of a definition passed to the compiler during the build process or by adding the definition to the sys\_config.h file.

## **CORE M4 definition**

LPC5411x devices should add a unvalued CORE\_M4 definition to the compilers argument list when building images for the M4 core. Do not add this definition as part of sys config.h.

## **CORE MOPLUS definition**

LPC5411x devices should add a unvalued CORE\_M0PLUS definition to the compilers argument list when building images for the M0+ core. Do not add this definition as part of sys\_config.h.

#### CHIP\_LPC5411X definition

CHIP\_LPC5411X must be defined for all code when building with Keil and IAR for the LPC5411x device. This unvalued definition can be added to the compilers argument list or as part of sys config.h.

#### 6.51.2 Variable Documentation

## 6.51.2.1 const uint32\_t ExtClockIn

Clock rate on the CLKIN pin This value is defined externally to the chip layer and contains the value in Hz for the CLKIN pin for the board. If this pin isn't used, this rate can be 0.

#### 6.52 CHIP: LPC5411x I2C driver

## 6.52.1 Detailed Description

#### Modules

- · CHIP: LPC5411X I2C master-only driver
- CHIP: LPC5411X I2C slave-only driver

#### Macros

- #define I2C\_CFG\_MSTEN (1 << 0)
- #define I2C\_CFG\_MSTEN (1 << 0)</li>
- #define I2C\_CFG\_SLVEN (1 << 1)</li>
- #define I2C\_CFG\_SLVEN (1 << 1)
- #define I2C\_CFG\_MONEN (1 << 2)</li>
- #define I2C\_CFG\_MONEN (1 << 2)</li>
- #define I2C\_CFG\_TIMEOUTEN (1 << 3)</li>
- #define I2C\_CFG\_TIMEOUTEN (1 << 3)
- #define I2C CFG MONCLKSTR (1 << 4)
- #define I2C\_CFG\_MONCLKSTR (1 << 4)
- #define I2C CFG MASK ((uint32 t) 0x1F)
- #define I2C\_CFG\_MASK ((uint32\_t) 0x1F)
- #define I2C\_STAT\_MSTPENDING (1 << 0)</li>
- #define I2C STAT MSTPENDING (1 << 0)</li>
- #define I2C\_STAT\_MSTSTATE (0x7 << 1)
- #define I2C\_STAT\_MSTSTATE (0x7 << 1)</li>
- #define I2C\_STAT\_MSTRARBLOSS (1 << 4)</li>
- #define I2C\_STAT\_MSTRARBLOSS (1 << 4)</li>
- #define I2C\_STAT\_MSTSTSTPERR (1 << 6)</li>
- #define I2C\_STAT\_MSTSTSTPERR (1 << 6)</li>
- #define I2C\_STAT\_SLVPENDING (1 << 8)</li>
- #define I2C\_STAT\_SLVPENDING (1 << 8)</li>
- #define I2C STAT SLVSTATE (0x3 << 9)
- #define I2C\_STAT\_SLVSTATE (0x3 << 9)
- #define I2C\_STAT\_SLVNOTSTR (1 << 11)</li>
- #define I2C\_STAT\_SLVNOTSTR (1 << 11)</li>
- #define I2C\_STAT\_SLVIDX (0x3 << 12)</li>
- #define I2C\_STAT\_SLVIDX (0x3 << 12)
- #define I2C\_STAT\_SLVSEL (1 << 14)
- #define I2C\_STAT\_SLVSEL (1 << 14)</li>
- #define I2C\_STAT\_SLVDESEL (1 << 15)</li>
- #define I2C\_STAT\_SLVDESEL (1 << 15)
- #define I2C\_STAT\_MONRDY (1 << 16)
- #define I2C\_STAT\_MONRDY (1 << 16)</li>
- #define I2C STAT MONOV (1 << 17)</li>
- #define I2C\_STAT\_MONOV (1 << 17)</li>
- #define I2C\_STAT\_MONACTIVE (1 << 18)</li>
- #define I2C\_STAT\_MONACTIVE (1 << 18)</li>
- #define I2C\_STAT\_MONIDLE (1 << 19)
- #define I2C\_STAT\_MONIDLE (1 << 19)</li>
- #define I2C\_STAT\_EVENTTIMEOUT (1 << 24)
- #define I2C STAT EVENTTIMEOUT (1 << 24)</li>
- #define I2C\_STAT\_SCLTIMEOUT (1 << 25)

 #define I2C STAT SCLTIMEOUT (1 << 25)</li> #define I2C\_STAT\_MSTCODE\_IDLE (0) #define I2C\_STAT\_MSTCODE\_IDLE (0) #define I2C STAT MSTCODE RXREADY (1) #define I2C STAT MSTCODE RXREADY (1) #define I2C\_STAT\_MSTCODE\_TXREADY (2) #define I2C STAT MSTCODE TXREADY (2) #define I2C\_STAT\_MSTCODE\_NACKADR (3) #define I2C\_STAT\_MSTCODE\_NACKADR (3) #define I2C STAT MSTCODE NACKDAT (4) • #define I2C STAT MSTCODE NACKDAT (4) #define I2C STAT SLVCODE ADDR (0) #define I2C\_STAT\_SLVCODE\_ADDR (0) #define I2C STAT SLVCODE RX (1) • #define I2C\_STAT\_SLVCODE\_RX (1) #define I2C STAT SLVCODE TX (2) #define I2C STAT SLVCODE TX (2) #define I2C INTENSET MSTPENDING (1 << 0)</li> #define I2C\_INTENSET\_MSTPENDING (1 << 0)</li> #define I2C\_INTENSET\_MSTRARBLOSS (1 << 4)</li> #define I2C\_INTENSET\_MSTRARBLOSS (1 << 4)</li> #define I2C\_INTENSET\_MSTSTSTPERR (1 << 6)</li> #define I2C INTENSET MSTSTSTPERR (1 << 6)</li> #define I2C\_INTENSET\_SLVPENDING (1 << 8)</li> #define I2C INTENSET SLVPENDING (1 << 8)</li> #define I2C\_INTENSET\_SLVNOTSTR (1 << 11)</li> #define I2C\_INTENSET\_SLVNOTSTR (1 << 11)</li> #define I2C INTENSET SLVDESEL (1 << 15)</li> #define I2C INTENSET SLVDESEL (1 << 15)</li> #define I2C\_INTENSET\_MONRDY (1 << 16)</li> #define I2C\_INTENSET\_MONRDY (1 << 16)</li> #define I2C INTENSET MONOV (1 << 17)</li> #define I2C\_INTENSET\_MONOV (1 << 17)</li> #define I2C INTENSET MONIDLE (1 << 19)</li> #define I2C INTENSET MONIDLE (1 << 19)</li> #define I2C INTENSET EVENTTIMEOUT (1 << 24)</li> #define I2C\_INTENSET\_EVENTTIMEOUT (1 << 24)</li> #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)</li> #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)</li> #define I2C INTENCLR MSTPENDING (1 << 0)</li> #define I2C INTENCLR MSTPENDING (1 << 0)</li> #define I2C\_INTENCLR\_MSTRARBLOSS (1 << 4)</li> #define I2C INTENCLR MSTRARBLOSS (1 << 4)</li> #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)</li> #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)</li> #define I2C INTENCLR SLVPENDING (1 << 8)</li> #define I2C INTENCLR SLVPENDING (1 << 8)</li> #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)</li> #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)</li> #define I2C\_INTENCLR\_SLVDESEL (1 << 15)</li> #define I2C INTENCLR SLVDESEL (1 << 15)</li> #define I2C INTENCLR MONRDY (1 << 16)</li> #define I2C INTENCLR MONRDY (1 << 16)</li>

#define I2C\_INTENCLR\_MONOV (1 << 17)</li>
#define I2C\_INTENCLR\_MONOV (1 << 17)</li>

```
    #define I2C_INTENCLR_MONIDLE (1 << 19)</li>

    #define I2C_INTENCLR_MONIDLE (1 << 19)</li>

    #define I2C_INTENCLR_EVENTTIMEOUT (1 << 24)</li>

    #define I2C_INTENCLR_EVENTTIMEOUT (1 << 24)</li>

    #define I2C INTENCLR SCLTIMEOUT (1 << 25)</li>

    #define I2C_INTENCLR_SCLTIMEOUT (1 << 25)</li>

    #define I2C_TIMEOUT_VAL(n) (((uint32_t) ((n) - 1) & 0xFFF0) | 0x000F)

    #define I2C_TIMEOUT_VAL(n) (((uint32_t) ((n) - 1) & 0xFFF0) | 0x000F)

    #define I2C_INTSTAT_MSTPENDING (1 << 0)</li>

    #define I2C INTSTAT MSTPENDING (1 << 0)</li>

    #define I2C INTSTAT MSTRARBLOSS (1 << 4)</li>

    #define I2C INTSTAT MSTRARBLOSS (1 << 4)</li>

    #define I2C_INTSTAT_MSTSTSTPERR (1 << 6)</li>

    #define I2C INTSTAT MSTSTSTPERR (1 << 6)</li>

    #define I2C_INTSTAT_SLVPENDING (1 << 8)</li>

• #define I2C_INTSTAT_SLVPENDING (1 << 8)

    #define I2C INTSTAT SLVNOTSTR (1 << 11)</li>

    #define I2C INTSTAT SLVNOTSTR (1 << 11)</li>

    #define I2C_INTSTAT_SLVDESEL (1 << 15)</li>

    #define I2C_INTSTAT_SLVDESEL (1 << 15)</li>

    #define I2C_INTSTAT_MONRDY (1 << 16)</li>

    #define I2C_INTSTAT_MONRDY (1 << 16)</li>

    #define I2C INTSTAT MONOV (1 << 17)</li>

    #define I2C_INTSTAT_MONOV (1 << 17)</li>

    #define I2C INTSTAT MONIDLE (1 << 19)</li>

    #define I2C_INTSTAT_MONIDLE (1 << 19)</li>

    #define I2C_INTSTAT_EVENTTIMEOUT (1 << 24)</li>

    #define I2C INTSTAT EVENTTIMEOUT (1 << 24)</li>

    #define I2C INTSTAT SCLTIMEOUT (1 << 25)</li>

    #define I2C_INTSTAT_SCLTIMEOUT (1 << 25)</li>

    #define I2C_MSTCTL_MSTCONTINUE (1 << 0)</li>

    #define I2C MSTCTL MSTCONTINUE (1 << 0)</li>

    #define I2C_MSTCTL_MSTSTART (1 << 1)</li>

    #define I2C MSTCTL MSTSTART (1 << 1)</li>

    #define I2C MSTCTL MSTSTOP (1 << 2)</li>

    #define I2C MSTCTL MSTSTOP (1 << 2)</li>

• #define I2C_MSTCTL_MSTDMA (1 << 3)

    #define I2C_MSTCTL_MSTDMA (1 << 3)</li>

    #define I2C_MSTTIME_MSTSCLLOW (0x07 << 0)</li>

    #define I2C MSTTIME MSTSCLLOW (0x07 << 0)</li>

    #define I2C MSTTIME MSTSCLHIGH (0x07 << 4)</li>

    #define I2C_MSTTIME_MSTSCLHIGH (0x07 << 4)</li>

    #define I2C MSTDAT DATAMASK ((uint32 t) 0x00FF << 0)</li>

    #define I2C_MSTDAT_DATAMASK ((uint32_t) 0x00FF << 0)</li>

    #define I2C_SLVCTL_SLVCONTINUE (1 << 0)</li>

    #define I2C SLVCTL SLVCONTINUE (1 << 0)</li>

    #define I2C_SLVCTL_SLVNACK (1 << 1)</li>

    #define I2C_SLVCTL_SLVNACK (1 << 1)</li>

• #define I2C_SLVCTL_SLVDMA (1 << 3)

    #define I2C_SLVCTL_SLVDMA (1 << 3)</li>

    #define I2C SLVDAT DATAMASK ((uint32 t) 0x00FF << 0)</li>

    #define I2C_SLVDAT_DATAMASK ((uint32 t) 0x00FF << 0)</li>

    #define I2C SLVADR SADISABLE (1 << 0)</li>

    #define I2C SLVADR SADISABLE (1 << 0)</li>

    #define I2C_SLVADR_SLVADR (0x7F << 1)</li>
```

```
    #define I2C_SLVADR_SLVADR (0x7F << 1)</li>
```

- #define I2C\_SLVADR\_MASK ((uint32\_t) 0x00FF)
- #define I2C SLVADR MASK ((uint32 t) 0x00FF)
- #define I2C SLVQUAL QUALMODE0 (1 << 0)</li>
- #define I2C\_SLVQUAL\_QUALMODE0 (1 << 0)</li>
- #define I2C\_SLVQUAL\_SLVQUAL0 (0x7F << 1)</li>
- #define I2C\_SLVQUAL\_SLVQUAL0 (0x7F << 1)</li>
- #define I2C MONRXDAT DATA (0xFF << 0)</li>
- #define I2C MONRXDAT DATA (0xFF << 0)</li>
- #define I2C\_MONRXDAT\_MONSTART (1 << 8)
- #define I2C MONRXDAT MONSTART (1 << 8)</li>
- #define I2C\_MONRXDAT\_MONRESTART (1 << 9)</li>
- #define I2C\_MONRXDAT\_MONRESTART (1 << 9)
- #define I2C\_MONRXDAT\_MONNACK (1 << 10)</li>
- #define I2C\_MONRXDAT\_MONNACK (1 << 10)</li>

#### **Functions**

```
    __STATIC_INLINE int Chip_I2C_Init (LPC_I2C_T *pI2C)
```

Initialize I2C Interface.

\_\_STATIC\_INLINE void Chip\_I2C\_DeInit (LPC\_I2C\_T \*pI2C)

Shutdown I2C Interface.

\_\_STATIC\_INLINE void Chip\_I2C\_SetClockDiv (LPC\_I2C\_T \*pI2C, uint32\_t clkdiv)

Sets I2C Clock Divider registers.

• static INLINE uint32 t Chip I2C GetClockDiv (LPC I2C T \*pI2C)

Get I2C Clock Divider registers.

• static INLINE void Chip\_I2C\_EnableInt (LPC\_I2C\_T \*pI2C, uint32\_t intEn)

Enable I2C Interrupts.

• static INLINE void Chip\_I2C\_DisableInt (LPC\_I2C\_T \*pI2C, uint32\_t intClr)

Disable I2C Interrupts.

• static INLINE void Chip\_I2C\_ClearInt (LPC\_I2C\_T \*pI2C, uint32\_t intClr)

Disable I2C Interrupts.

static INLINE uint32\_t Chip\_I2C\_GetPendingInt (LPC\_I2C\_T \*pI2C)

Returns pending I2C Interrupts.

## **Variables**

\_\_IO uint32\_t STAT

I2C register block structure.

- IO uint32 t INTENSET
- O uint32 t INTENCLR
- \_\_IO uint32\_t TIMEOUT
- \_\_IO uint32\_t CLKDIV
- IO uint32 t INTSTAT
- \_\_I uint32\_t RESERVED0
- \_\_IO uint32\_t MSTCTL
- \_\_IO uint32\_t MSTTIME
- \_\_IO uint32\_t MSTDAT
- \_\_IO uint32\_t RESERVED1 [5]
- \_\_IO uint32\_t SLVCTL
- IO uint32 t SLVDAT
- \_\_IO uint32\_t SLVADR [4]

- \_\_IO uint32\_t SLVQUAL0
- \_\_IO uint32\_t RESERVED2 [9]
- \_\_I uint32\_t MONRXDAT
- \_\_IO uint32\_t PSELID
- I uint32 t PID
- LPC\_I2C\_T

#### 6.52.2 Macro Definition Documentation

6.52.2.1 #define I2C\_CFG\_MASK ((uint32\_t) 0x1F)

Configuration Register Mask

Definition at line 225 of file i2c\_common\_5411x.h.

6.52.2.2 #define I2C\_CFG\_MASK ((uint32\_t) 0x1F)

Configuration Register Mask

Definition at line 225 of file i2c\_common\_5411x.h.

6.52.2.3 #define I2C\_CFG\_MONCLKSTR (1 << 4)

Monitor Clock Stretching Bit

Definition at line 224 of file i2c\_common\_5411x.h.

6.52.2.4 #define I2C\_CFG\_MONCLKSTR (1 << 4)

Monitor Clock Stretching Bit

Definition at line 224 of file i2c common 5411x.h.

6.52.2.5 #define I2C\_CFG\_MONEN (1 << 2)

Monitor Enable/Disable Bit

Definition at line 222 of file i2c\_common\_5411x.h.

6.52.2.6 #define I2C\_CFG\_MONEN (1 << 2)

Monitor Enable/Disable Bit

Definition at line 222 of file i2c\_common\_5411x.h.

6.52.2.7 #define I2C\_CFG\_MSTEN (1 << 0)

Master Enable/Disable Bit

Definition at line 220 of file i2c\_common\_5411x.h.

6.52.2.8 #define I2C\_CFG\_MSTEN (1 << 0)

Master Enable/Disable Bit

Definition at line 220 of file i2c\_common\_5411x.h.

6.52.2.9 #define I2C\_CFG\_SLVEN (1 << 1)

Slave Enable/Disable Bit

Definition at line 221 of file i2c\_common\_5411x.h.

6.52.2.10 #define I2C\_CFG\_SLVEN (1 << 1)

Slave Enable/Disable Bit

Definition at line 221 of file i2c\_common\_5411x.h.

6.52.2.11 #define I2C\_CFG\_TIMEOUTEN (1 << 3)

Timeout Enable/Disable Bit

Definition at line 223 of file i2c\_common\_5411x.h.

6.52.2.12 #define I2C\_CFG\_TIMEOUTEN (1 << 3)

Timeout Enable/Disable Bit

Definition at line 223 of file i2c\_common\_5411x.h.

6.52.2.13 #define I2C\_INTENCLR\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Clear Bit** 

Definition at line 284 of file i2c\_common\_5411x.h.

6.52.2.14 #define I2C\_INTENCLR\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Clear Bit** 

Definition at line 284 of file i2c\_common\_5411x.h.

6.52.2.15 #define I2C\_INTENCLR\_MONIDLE (1 << 19)

Monitor Idle Interrupt Clear Bit

Definition at line 283 of file i2c\_common\_5411x.h.

6.52.2.16 #define I2C\_INTENCLR\_MONIDLE (1 << 19)

Monitor Idle Interrupt Clear Bit

Definition at line 283 of file i2c\_common\_5411x.h.

6.52.2.17 #define I2C\_INTENCLR\_MONOV (1 << 17)

Monitor Overflow Interrupt Clear Bit

Definition at line 282 of file i2c\_common\_5411x.h.

6.52.2.18 #define I2C\_INTENCLR\_MONOV (1 << 17)

Monitor Overflow Interrupt Clear Bit

Definition at line 282 of file i2c\_common\_5411x.h.

6.52.2.19 #define I2C\_INTENCLR\_MONRDY (1 << 16)

Monitor Ready Interrupt Clear Bit

Definition at line 281 of file i2c\_common\_5411x.h.

6.52.2.20 #define I2C\_INTENCLR\_MONRDY (1 << 16)

Monitor Ready Interrupt Clear Bit

Definition at line 281 of file i2c\_common\_5411x.h.

6.52.2.21 #define I2C\_INTENCLR\_MSTPENDING (1 << 0)

Master Pending Interrupt Clear Bit

Definition at line 275 of file i2c\_common\_5411x.h.

6.52.2.22 #define I2C\_INTENCLR\_MSTPENDING (1 << 0)

Master Pending Interrupt Clear Bit

Definition at line 275 of file i2c\_common\_5411x.h.

6.52.2.23 #define I2C\_INTENCLR\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Clear Bit

Definition at line 276 of file i2c\_common\_5411x.h.

6.52.2.24 #define I2C\_INTENCLR\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Clear Bit

Definition at line 276 of file i2c\_common\_5411x.h.

6.52.2.25 #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Clear Bit

Definition at line 277 of file i2c\_common\_5411x.h.

6.52.2.26 #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Clear Bit

Definition at line 277 of file i2c\_common\_5411x.h.

6.52.2.27 #define I2C\_INTENCLR\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Clear Bit

Definition at line 285 of file i2c\_common\_5411x.h.

6.52.2.28 #define I2C\_INTENCLR\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Clear Bit

Definition at line 285 of file i2c\_common\_5411x.h.

6.52.2.29 #define I2C\_INTENCLR\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Clear Bit

Definition at line 280 of file i2c\_common\_5411x.h.

6.52.2.30 #define I2C\_INTENCLR\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Clear Bit

Definition at line 280 of file i2c\_common\_5411x.h.

6.52.2.31 #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Clear Bit

Definition at line 279 of file i2c\_common\_5411x.h.

6.52.2.32 #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Clear Bit

Definition at line 279 of file i2c\_common\_5411x.h.

6.52.2.33 #define I2C\_INTENCLR\_SLVPENDING (1 << 8)

Slave Pending Interrupt Clear Bit

Definition at line 278 of file i2c\_common\_5411x.h.

6.52.2.34 #define I2C\_INTENCLR\_SLVPENDING (1 << 8)

Slave Pending Interrupt Clear Bit

Definition at line 278 of file i2c\_common\_5411x.h.

6.52.2.35 #define I2C\_INTENSET\_EVENTTIMEOUT (1 << 24)

Event Timeout Interrupt Enable Bit

Definition at line 269 of file i2c\_common\_5411x.h.

6.52.2.36 #define I2C\_INTENSET\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Enable Bit** 

Definition at line 269 of file i2c\_common\_5411x.h.

6.52.2.37 #define I2C\_INTENSET\_MONIDLE (1 << 19)

Monitor Idle Interrupt Enable Bit

Definition at line 268 of file i2c\_common\_5411x.h.

6.52.2.38 #define I2C\_INTENSET\_MONIDLE (1 << 19)

Monitor Idle Interrupt Enable Bit

Definition at line 268 of file i2c\_common\_5411x.h.

6.52.2.39 #define I2C\_INTENSET\_MONOV (1 << 17)

Monitor Overflow Interrupt Enable Bit

Definition at line 267 of file i2c\_common\_5411x.h.

6.52.2.40 #define I2C\_INTENSET\_MONOV (1 << 17)

Monitor Overflow Interrupt Enable Bit

Definition at line 267 of file i2c\_common\_5411x.h.

6.52.2.41 #define I2C\_INTENSET\_MONRDY (1 << 16)

Monitor Ready Interrupt Enable Bit

Definition at line 266 of file i2c\_common\_5411x.h.

6.52.2.42 #define I2C\_INTENSET\_MONRDY (1 << 16)

Monitor Ready Interrupt Enable Bit

Definition at line 266 of file i2c\_common\_5411x.h.

6.52.2.43 #define I2C\_INTENSET\_MSTPENDING (1 << 0)

Master Pending Interrupt Enable Bit

Definition at line 260 of file i2c\_common\_5411x.h.

6.52.2.44 #define I2C\_INTENSET\_MSTPENDING (1 << 0)

Master Pending Interrupt Enable Bit

Definition at line 260 of file i2c\_common\_5411x.h.

6.52.2.45 #define I2C\_INTENSET\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Enable Bit

Definition at line 261 of file i2c\_common\_5411x.h.

6.52.2.46 #define I2C\_INTENSET\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Enable Bit

Definition at line 261 of file i2c\_common\_5411x.h.

6.52.2.47 #define I2C\_INTENSET\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Enable Bit

Definition at line 262 of file i2c\_common\_5411x.h.

6.52.2.48 #define I2C\_INTENSET\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Enable Bit

Definition at line 262 of file i2c\_common\_5411x.h.

6.52.2.49 #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Enable Bit

Definition at line 270 of file i2c\_common\_5411x.h.

6.52.2.50 #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Enable Bit

Definition at line 270 of file i2c\_common\_5411x.h.

6.52.2.51 #define I2C\_INTENSET\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Enable Bit

Definition at line 265 of file i2c\_common\_5411x.h.

6.52.2.52 #define I2C\_INTENSET\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Enable Bit

Definition at line 265 of file i2c\_common\_5411x.h.

6.52.2.53 #define I2C\_INTENSET\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Enable Bit

Definition at line 264 of file i2c\_common\_5411x.h.

6.52.2.54 #define I2C\_INTENSET\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Enable Bit

Definition at line 264 of file i2c\_common\_5411x.h.

6.52.2.55 #define I2C\_INTENSET\_SLVPENDING (1 << 8)

Slave Pending Interrupt Enable Bit

Definition at line 263 of file i2c\_common\_5411x.h.

6.52.2.56 #define I2C\_INTENSET\_SLVPENDING (1 << 8)

Slave Pending Interrupt Enable Bit

Definition at line 263 of file i2c\_common\_5411x.h.

6.52.2.57 #define I2C\_INTSTAT\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Status Bit** 

Definition at line 304 of file i2c\_common\_5411x.h.

6.52.2.58 #define I2C\_INTSTAT\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Status Bit** 

Definition at line 304 of file i2c\_common\_5411x.h.

6.52.2.59 #define I2C\_INTSTAT\_MONIDLE (1 << 19)

Monitor Idle Interrupt Status Bit

Definition at line 303 of file i2c\_common\_5411x.h.

6.52.2.60 #define I2C\_INTSTAT\_MONIDLE (1 << 19)

Monitor Idle Interrupt Status Bit

Definition at line 303 of file i2c\_common\_5411x.h.

6.52.2.61 #define I2C\_INTSTAT\_MONOV (1 << 17)

Monitor Overflow Interrupt Status Bit

Definition at line 302 of file i2c\_common\_5411x.h.

6.52.2.62 #define I2C\_INTSTAT\_MONOV (1 << 17)

Monitor Overflow Interrupt Status Bit

Definition at line 302 of file i2c\_common\_5411x.h.

6.52.2.63 #define I2C\_INTSTAT\_MONRDY (1 << 16)

Monitor Ready Interrupt Status Bit

Definition at line 301 of file i2c\_common\_5411x.h.

6.52.2.64 #define I2C\_INTSTAT\_MONRDY (1 << 16)

Monitor Ready Interrupt Status Bit

Definition at line 301 of file i2c\_common\_5411x.h.

6.52.2.65 #define I2C\_INTSTAT\_MSTPENDING (1 << 0)

Master Pending Interrupt Status Bit

Definition at line 295 of file i2c\_common\_5411x.h.

6.52.2.66 #define I2C\_INTSTAT\_MSTPENDING (1 << 0)

Master Pending Interrupt Status Bit

Definition at line 295 of file i2c\_common\_5411x.h.

6.52.2.67 #define I2C\_INTSTAT\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Status Bit

Definition at line 296 of file i2c\_common\_5411x.h.

6.52.2.68 #define I2C\_INTSTAT\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Interrupt Status Bit

Definition at line 296 of file i2c\_common\_5411x.h.

6.52.2.69 #define I2C\_INTSTAT\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Status Bit

Definition at line 297 of file i2c\_common\_5411x.h.

6.52.2.70 #define I2C\_INTSTAT\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Interrupt Status Bit

Definition at line 297 of file i2c\_common\_5411x.h.

6.52.2.71 #define I2C\_INTSTAT\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Status Bit

Definition at line 305 of file i2c\_common\_5411x.h.

6.52.2.72 #define I2C\_INTSTAT\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Status Bit

Definition at line 305 of file i2c\_common\_5411x.h.

6.52.2.73 #define I2C\_INTSTAT\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Status Bit

Definition at line 300 of file i2c\_common\_5411x.h.

6.52.2.74 #define I2C\_INTSTAT\_SLVDESEL (1 << 15)

Slave Deselect Interrupt Status Bit

Definition at line 300 of file i2c\_common\_5411x.h.

6.52.2.75 #define I2C\_INTSTAT\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Status Bit

Definition at line 299 of file i2c\_common\_5411x.h.

6.52.2.76 #define I2C\_INTSTAT\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Interrupt Status Bit

Definition at line 299 of file i2c\_common\_5411x.h.

6.52.2.77 #define I2C\_INTSTAT\_SLVPENDING (1 << 8)

Slave Pending Interrupt Status Bit

Definition at line 298 of file i2c\_common\_5411x.h.

6.52.2.78 #define I2C\_INTSTAT\_SLVPENDING (1 << 8)

Slave Pending Interrupt Status Bit

Definition at line 298 of file i2c\_common\_5411x.h.

6.52.2.79 #define I2C\_MONRXDAT\_DATA (0xFF << 0)

Monitor Function Receive Data Field

Definition at line 354 of file i2c\_common\_5411x.h.

6.52.2.80 #define I2C\_MONRXDAT\_DATA (0xFF << 0)

Monitor Function Receive Data Field

Definition at line 354 of file i2c\_common\_5411x.h.

6.52.2.81 #define I2C\_MONRXDAT\_MONNACK (1 << 10)

Monitor Received Nack Bit

Definition at line 357 of file i2c\_common\_5411x.h.

6.52.2.82 #define I2C\_MONRXDAT\_MONNACK (1 << 10)

Monitor Received Nack Bit

Definition at line 357 of file i2c\_common\_5411x.h.

6.52.2.83 #define I2C\_MONRXDAT\_MONRESTART (1 << 9)

Monitor Received Repeated Start Bit

Definition at line 356 of file i2c\_common\_5411x.h.

6.52.2.84 #define I2C\_MONRXDAT\_MONRESTART (1 << 9)

Monitor Received Repeated Start Bit

Definition at line 356 of file i2c\_common\_5411x.h.

6.52.2.85 #define I2C\_MONRXDAT\_MONSTART (1 << 8)

Monitor Received Start Bit

Definition at line 355 of file i2c\_common\_5411x.h.

6.52.2.86 #define I2C\_MONRXDAT\_MONSTART (1 << 8)

Monitor Received Start Bit

Definition at line 355 of file i2c\_common\_5411x.h.

6.52.2.87 #define I2C\_MSTCTL\_MSTCONTINUE (1 << 0)

Master Continue Bit

Definition at line 310 of file i2c\_common\_5411x.h.

6.52.2.88 #define I2C\_MSTCTL\_MSTCONTINUE (1 << 0)

Master Continue Bit

Definition at line 310 of file i2c\_common\_5411x.h.

6.52.2.89 #define I2C\_MSTCTL\_MSTDMA (1 << 3)

Master DMA Enable Bit

Definition at line 313 of file i2c\_common\_5411x.h.

6.52.2.90 #define I2C\_MSTCTL\_MSTDMA (1 << 3)

Master DMA Enable Bit

Definition at line 313 of file i2c\_common\_5411x.h.

6.52.2.91 #define I2C\_MSTCTL\_MSTSTART (1 << 1)

Master Start Control Bit

Definition at line 311 of file i2c\_common\_5411x.h.

6.52.2.92 #define I2C\_MSTCTL\_MSTSTART (1 << 1)

Master Start Control Bit

Definition at line 311 of file i2c\_common\_5411x.h.

6.52.2.93 #define I2C\_MSTCTL\_MSTSTOP (1 << 2)

Master Stop Control Bit

Definition at line 312 of file i2c\_common\_5411x.h.

6.52.2.94 #define I2C\_MSTCTL\_MSTSTOP (1 << 2)

Master Stop Control Bit

Definition at line 312 of file i2c\_common\_5411x.h.

6.52.2.95 #define I2C\_MSTDAT\_DATAMASK ((uint32\_t) 0x00FF << 0)

Master data mask

Definition at line 324 of file i2c\_common\_5411x.h.

 $\hbox{6.52.2.96} \quad \hbox{\#define I2C\_MSTDAT\_DATAMASK ((uint32\_t)~0x00FF} << 0 ) \\$ 

Master data mask

Definition at line 324 of file i2c\_common\_5411x.h.

6.52.2.97 #define I2C\_MSTTIME\_MSTSCLHIGH (0x07 << 4)

Master SCL High Time field

Definition at line 319 of file i2c\_common\_5411x.h.

6.52.2.98 #define I2C\_MSTTIME\_MSTSCLHIGH (0x07 << 4)

Master SCL High Time field

Definition at line 319 of file i2c\_common\_5411x.h.

6.52.2.99 #define I2C\_MSTTIME\_MSTSCLLOW (0x07 << 0)

Master SCL Low Time field

Definition at line 318 of file i2c\_common\_5411x.h.

6.52.2.100 #define I2C\_MSTTIME\_MSTSCLLOW (0x07 << 0)

Master SCL Low Time field

Definition at line 318 of file i2c\_common\_5411x.h.

6.52.2.101 #define I2C\_SLVADR\_MASK ((uint32\_t) 0x00FF)

Slave Address Mask

Definition at line 343 of file i2c\_common\_5411x.h.

6.52.2.102 #define I2C\_SLVADR\_MASK ((uint32\_t) 0x00FF)

Slave Address Mask

Definition at line 343 of file i2c\_common\_5411x.h.

6.52.2.103 #define I2C\_SLVADR\_SADISABLE (1 << 0)

Slave Address n Disable Bit

Definition at line 341 of file i2c\_common\_5411x.h.

6.52.2.104 #define I2C\_SLVADR\_SADISABLE (1 << 0)

Slave Address n Disable Bit

Definition at line 341 of file i2c\_common\_5411x.h.

6.52.2.105 #define I2C\_SLVADR\_SLVADR (0x7F << 1)

Slave Address field

Definition at line 342 of file i2c\_common\_5411x.h.

6.52.2.106 #define I2C\_SLVADR\_SLVADR (0x7F << 1)

Slave Address field

Definition at line 342 of file i2c\_common\_5411x.h.

6.52.2.107 #define I2C\_SLVCTL\_SLVCONTINUE (1 << 0)

Slave Continue Bit

Definition at line 329 of file i2c\_common\_5411x.h.

6.52.2.108 #define I2C\_SLVCTL\_SLVCONTINUE (1 << 0)

Slave Continue Bit

Definition at line 329 of file i2c\_common\_5411x.h.

6.52.2.109 #define I2C\_SLVCTL\_SLVDMA (1 << 3)

Slave DMA Enable Bit

Definition at line 331 of file i2c\_common\_5411x.h.

6.52.2.110 #define I2C\_SLVCTL\_SLVDMA (1 << 3)

Slave DMA Enable Bit

Definition at line 331 of file i2c\_common\_5411x.h.

6.52.2.111 #define I2C\_SLVCTL\_SLVNACK (1 << 1)

Slave NACK Bit

Definition at line 330 of file i2c\_common\_5411x.h.

6.52.2.112 #define I2C\_SLVCTL\_SLVNACK (1 << 1)

Slave NACK Bit

Definition at line 330 of file i2c\_common\_5411x.h.

6.52.2.113 #define I2C\_SLVDAT\_DATAMASK ((uint32\_t) 0x00FF << 0)

Slave data mask

Definition at line 336 of file i2c\_common\_5411x.h.

6.52.2.114 #define I2C\_SLVDAT\_DATAMASK ((uint32\_t) 0x00FF << 0)

Slave data mask

Definition at line 336 of file i2c\_common\_5411x.h.

6.52.2.115 #define I2C\_SLVQUAL\_QUALMODE0 (1 << 0)

Slave Qualifier Mode Enable Bit

Definition at line 348 of file i2c\_common\_5411x.h.

6.52.2.116 #define I2C\_SLVQUAL\_QUALMODE0 (1 << 0)

Slave Qualifier Mode Enable Bit

Definition at line 348 of file i2c\_common\_5411x.h.

6.52.2.117 #define I2C\_SLVQUAL\_SLVQUAL0 (0x7F << 1)

Slave Qualifier Address for Address 0

Definition at line 349 of file i2c\_common\_5411x.h.

6.52.2.118 #define I2C\_SLVQUAL\_SLVQUAL0 (0x7F << 1)

Slave Qualifier Address for Address 0

Definition at line 349 of file i2c\_common\_5411x.h.

6.52.2.119 #define I2C\_STAT\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Flag** 

Definition at line 244 of file i2c\_common\_5411x.h.

6.52.2.120 #define I2C\_STAT\_EVENTTIMEOUT (1 << 24)

**Event Timeout Interrupt Flag** 

Definition at line 244 of file i2c\_common\_5411x.h.

6.52.2.121 #define I2C\_STAT\_MONACTIVE (1 << 18)

Monitor Active Flag

Definition at line 242 of file i2c\_common\_5411x.h.

6.52.2.122 #define I2C\_STAT\_MONACTIVE (1 << 18)

Monitor Active Flag

Definition at line 242 of file i2c\_common\_5411x.h.

6.52.2.123 #define I2C\_STAT\_MONIDLE (1 << 19)

Monitor Idle Flag

Definition at line 243 of file i2c\_common\_5411x.h.

6.52.2.124 #define I2C\_STAT\_MONIDLE (1 << 19)

Monitor Idle Flag

Definition at line 243 of file i2c\_common\_5411x.h.

6.52.2.125 #define I2C\_STAT\_MONOV (1 << 17)

Monitor Overflow Flag

Definition at line 241 of file i2c\_common\_5411x.h.

6.52.2.126 #define I2C\_STAT\_MONOV (1 << 17)

Monitor Overflow Flag

Definition at line 241 of file i2c\_common\_5411x.h.

6.52.2.127 #define I2C\_STAT\_MONRDY (1 << 16)

Monitor Ready Bit

Definition at line 240 of file i2c\_common\_5411x.h.

6.52.2.128 #define I2C\_STAT\_MONRDY (1 << 16)

Monitor Ready Bit

Definition at line 240 of file i2c\_common\_5411x.h.

6.52.2.129 #define I2C\_STAT\_MSTCODE\_IDLE (0)

Master Idle State Code

Definition at line 247 of file i2c\_common\_5411x.h.

6.52.2.130 #define I2C\_STAT\_MSTCODE\_IDLE (0)

Master Idle State Code

Definition at line 247 of file i2c\_common\_5411x.h.

6.52.2.131 #define I2C\_STAT\_MSTCODE\_NACKADR (3)

Master NACK by slave on address State Code

Definition at line 250 of file i2c\_common\_5411x.h.

6.52.2.132 #define I2C\_STAT\_MSTCODE\_NACKADR (3)

Master NACK by slave on address State Code

Definition at line 250 of file i2c\_common\_5411x.h.

6.52.2.133 #define I2C\_STAT\_MSTCODE\_NACKDAT (4)

Master NACK by slave on data State Code

Definition at line 251 of file i2c\_common\_5411x.h.

6.52.2.134 #define I2C\_STAT\_MSTCODE\_NACKDAT (4)

Master NACK by slave on data State Code

Definition at line 251 of file i2c\_common\_5411x.h.

6.52.2.135 #define I2C\_STAT\_MSTCODE\_RXREADY (1)

Master Receive Ready State Code

Definition at line 248 of file i2c\_common\_5411x.h.

6.52.2.136 #define I2C\_STAT\_MSTCODE\_RXREADY (1)

Master Receive Ready State Code

Definition at line 248 of file i2c\_common\_5411x.h.

6.52.2.137 #define I2C\_STAT\_MSTCODE\_TXREADY (2)

Master Transmit Ready State Code

Definition at line 249 of file i2c\_common\_5411x.h.

6.52.2.138 #define I2C\_STAT\_MSTCODE\_TXREADY (2)

Master Transmit Ready State Code

Definition at line 249 of file i2c\_common\_5411x.h.

6.52.2.139 #define I2C\_STAT\_MSTPENDING (1 << 0)

Master Pending Status Bit

Definition at line 230 of file i2c\_common\_5411x.h.

6.52.2.140 #define I2C\_STAT\_MSTPENDING (1 << 0)

Master Pending Status Bit

Definition at line 230 of file i2c\_common\_5411x.h.

6.52.2.141 #define I2C\_STAT\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Bit

Definition at line 232 of file i2c\_common\_5411x.h.

6.52.2.142 #define I2C\_STAT\_MSTRARBLOSS (1 << 4)

Master Arbitration Loss Bit

Definition at line 232 of file i2c\_common\_5411x.h.

6.52.2.143 #define I2C\_STAT\_MSTSTATE (0x7 << 1)

Master State Code

Definition at line 231 of file i2c\_common\_5411x.h.

6.52.2.144 #define I2C\_STAT\_MSTSTATE (0x7 << 1)

Master State Code

Definition at line 231 of file i2c\_common\_5411x.h.

6.52.2.145 #define I2C\_STAT\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Bit

Definition at line 233 of file i2c\_common\_5411x.h.

6.52.2.146 #define I2C\_STAT\_MSTSTSTPERR (1 << 6)

Master Start Stop Error Bit

Definition at line 233 of file i2c\_common\_5411x.h.

6.52.2.147 #define I2C\_STAT\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Flag

Definition at line 245 of file i2c\_common\_5411x.h.

6.52.2.148 #define I2C\_STAT\_SCLTIMEOUT (1 << 25)

SCL Timeout Interrupt Flag

Definition at line 245 of file i2c\_common\_5411x.h.

6.52.2.149 #define I2C\_STAT\_SLVCODE\_ADDR (0)

Master Idle State Code

Definition at line 253 of file i2c\_common\_5411x.h.

6.52.2.150 #define I2C\_STAT\_SLVCODE\_ADDR (0)

Master Idle State Code

Definition at line 253 of file i2c\_common\_5411x.h.

6.52.2.151 #define I2C\_STAT\_SLVCODE\_RX (1)

Received data is available Code

Definition at line 254 of file i2c\_common\_5411x.h.

6.52.2.152 #define I2C\_STAT\_SLVCODE\_RX (1)

Received data is available Code

Definition at line 254 of file i2c\_common\_5411x.h.

6.52.2.153 #define I2C\_STAT\_SLVCODE\_TX (2)

Data can be transmitted Code

Definition at line 255 of file i2c\_common\_5411x.h.

6.52.2.154 #define I2C\_STAT\_SLVCODE\_TX (2)

Data can be transmitted Code

Definition at line 255 of file i2c\_common\_5411x.h.

6.52.2.155 #define I2C\_STAT\_SLVDESEL (1 << 15)

Slave Deselect Bit

Definition at line 239 of file i2c\_common\_5411x.h.

6.52.2.156 #define I2C\_STAT\_SLVDESEL (1 << 15)

Slave Deselect Bit

Definition at line 239 of file i2c\_common\_5411x.h.

6.52.2.157 #define I2C\_STAT\_SLVIDX (0x3 << 12)

Slave Address Index

Definition at line 237 of file i2c\_common\_5411x.h.

6.52.2.158 #define I2C\_STAT\_SLVIDX (0x3 << 12)

Slave Address Index

Definition at line 237 of file i2c\_common\_5411x.h.

6.52.2.159 #define I2C\_STAT\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Bit

Definition at line 236 of file i2c\_common\_5411x.h.

6.52.2.160 #define I2C\_STAT\_SLVNOTSTR (1 << 11)

Slave not stretching Clock Bit

Definition at line 236 of file i2c\_common\_5411x.h.

6.52.2.161 #define I2C\_STAT\_SLVPENDING (1 << 8)

Slave Pending Status Bit

Definition at line 234 of file i2c\_common\_5411x.h.

6.52.2.162 #define I2C\_STAT\_SLVPENDING (1 << 8)

Slave Pending Status Bit

Definition at line 234 of file i2c common 5411x.h.

6.52.2.163 #define I2C\_STAT\_SLVSEL (1 << 14)

Slave Selected Bit

Definition at line 238 of file i2c\_common\_5411x.h.

6.52.2.164 #define I2C\_STAT\_SLVSEL (1 << 14)

Slave Selected Bit

Definition at line 238 of file i2c\_common\_5411x.h.

6.52.2.165 #define I2C\_STAT\_SLVSTATE (0x3 << 9)

Slave State Code

Definition at line 235 of file i2c\_common\_5411x.h.

6.52.2.166 #define I2C\_STAT\_SLVSTATE (0x3 << 9)

Slave State Code

Definition at line 235 of file i2c\_common\_5411x.h.

6.52.2.167 #define I2C\_TIMEOUT\_VAL( n ) (((uint32\_t) ((n) - 1) & 0xFFF0) | 0x000F)

Macro for Timeout value register

Definition at line 290 of file i2c\_common\_5411x.h.

6.52.2.168 #define I2C\_TIMEOUT\_VAL( n)(((uint32\_t)((n) - 1) & 0xFFF0) | 0x000F)

Macro for Timeout value register

Definition at line 290 of file i2c\_common\_5411x.h.

6.52.3 Function Documentation

6.52.3.1 static INLINE void Chip\_I2C\_ClearInt ( LPC\_I2C\_T \* pI2C, uint32\_t intClr ) [static]

Disable I2C Interrupts.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral
intClr	: ORed Value of I2C_INTENSET_* values to disable

Returns

Nothing

Note

It is recommended to use the Chip\_I2C\_DisableInt() function instead of this function.

Definition at line 447 of file i2c\_common\_5411x.h.

6.52.3.2 \_\_STATIC\_INLINE void Chip\_I2C\_Delnit ( LPC\_I2C\_T \* pI2C )

Shutdown I2C Interface.

**Parameters** 

pI2C	: Pointer to selected I2C peripheral

Returns

Nothing

Note

This function disables the I2C clock for both the master and slave interfaces if the I2C channel.

Definition at line 379 of file i2c\_common\_5411x.h.

6.52.3.3 static INLINE void Chip\_I2C\_DisableInt ( LPC\_I2C\_T \* pl2C, uint32\_t intClr ) [static]

Disable I2C Interrupts.

**Parameters** 

pl2C	: Pointer to selected I2C peripheral
intClr	: ORed Value of I2C_INTENSET_* values to disable

#### Returns

Nothing

Definition at line 434 of file i2c\_common\_5411x.h.

6.52.3.4 static INLINE void Chip\_I2C\_EnableInt ( LPC\_I2C\_T \* pl2C, uint32\_t intEn ) [static]

Enable I2C Interrupts.

Parameters

pl2C	: Pointer to selected I2C peripheral
intEn	: ORed Value of I2C_INTENSET_* values to enable

#### Returns

Nothing

Definition at line 423 of file i2c common 5411x.h.

6.52.3.5 static INLINE uint32\_t Chip\_I2C\_GetClockDiv ( LPC\_I2C\_T \* pI2C ) [static]

Get I2C Clock Divider registers.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

Clock Divider value

Note

Return the divider value for the I2C block It is the CLKDIV register value + 1

Definition at line 412 of file i2c\_common\_5411x.h.

6.52.3.6 static INLINE uint32\_t Chip\_I2C\_GetPendingInt ( LPC\_I2C\_T \* pI2C ) [static]

Returns pending I2C Interrupts.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

All pending interrupts, mask with I2C\_INTENSET\_\* to determine specific interrupts

Definition at line 457 of file i2c\_common\_5411x.h.

6.52.3.7 \_\_STATIC\_INLINE int Chip\_I2C\_Init ( LPC\_I2C\_T \* pI2C )

Initialize I2C Interface.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

Returns

0 - on success; ERR\_FLEXCOMM\_FUNCNOTSUPPORTED or ERR\_FLEXCOMM\_NOTFREE on failure

Note

This function enables the I2C clock for both the master and slave interfaces if the I2C channel.

Definition at line 367 of file i2c\_common\_5411x.h.

6.52.3.8 \_\_STATIC\_INLINE void Chip\_I2C\_SetClockDiv ( LPC\_I2C\_T \* pI2C, uint32\_t clkdiv )

Sets I2C Clock Divider registers.

**Parameters** 

pl2C : Pointer to selected I2C peripheral

clkdiv : Clock Divider value for I2C, value is between (1 - 65536)

Returns

Nothing

Note

The clock to I2C block is determined by the following formula (I2C\_PCLK is the frequency of the system clock):

I2C Clock Frequency = (I2C\_PCLK)/clkdiv;

This divider must be setup for both the master and slave modes of the controller.

Definition at line 395 of file i2c\_common\_5411x.h.

6.52.4 Variable Documentation

6.52.4.1 **IO** uint32\_t CLKDIV

**I2C Clock Divider Register** 

Definition at line 55 of file i2c\_common\_5411x.h.

6.52.4.2 \_\_O uint32\_t INTENCLR

I2C Interrupt Enable Clear Register common for Master, Slave and Monitor

Definition at line 53 of file i2c\_common\_5411x.h.

6.52.4.3 \_\_IO uint32\_t INTENSET

I2C Interrupt Enable Set Register common for Master, Slave and Monitor

Definition at line 52 of file i2c\_common\_5411x.h.

6.52.4.4 \_\_IO uint32\_t INTSTAT

**I2C Interrupt Status Register** 

Definition at line 56 of file i2c\_common\_5411x.h.

6.52.4.5 LPC\_I2C\_T

Definition at line 73 of file i2c\_common\_5411x.h.

6.52.4.6 \_\_\_I uint32\_t MONRXDAT

I2C Monitor Data Register

Definition at line 67 of file i2c\_common\_5411x.h.

6.52.4.7 \_\_\_IO uint32\_t MSTCTL

**I2C Master Control Register** 

Definition at line 58 of file i2c\_common\_5411x.h.

6.52.4.8 \_\_IO uint32\_t MSTDAT

I2C Master Data Register

Definition at line 60 of file i2c\_common\_5411x.h.

6.52.4.9 \_\_IO uint32\_t MSTTIME

I2C Master Time Register for SCL

Definition at line 59 of file i2c\_common\_5411x.h.

6.52.4.10 \_\_\_I uint32\_t PID

Offset: 0xFFC Module identification register

Definition at line 72 of file i2c\_common\_5411x.h.

6.52.4.11 \_\_\_IO uint32\_t PSELID

Offset: 0xFF8 Peripheral select/identification register

Definition at line 71 of file i2c\_common\_5411x.h.

6.52.4.12 \_\_\_I uint32\_t RESERVED0

Definition at line 57 of file i2c\_common\_5411x.h.

6.52.4.13 \_\_IO uint32\_t RESERVED1[5]

Definition at line 61 of file i2c\_common\_5411x.h.

6.52.4.14 \_\_\_IO uint32\_t RESERVED2[9]

Definition at line 66 of file i2c\_common\_5411x.h.

6.52.4.15 \_\_IO uint32\_t SLVADR[4]

I2C Slave Address Registers

Definition at line 64 of file i2c\_common\_5411x.h.

6.52.4.16 \_\_\_IO uint32\_t SLVCTL

I2C Slave Control Register

Definition at line 62 of file i2c\_common\_5411x.h.

6.52.4.17 \_\_\_IO uint32\_t SLVDAT

I2C Slave Data Register

Definition at line 63 of file i2c\_common\_5411x.h.

6.52.4.18 \_\_\_IO uint32\_t SLVQUAL0

I2C Slave Address Qualifier 0 Register

Definition at line 65 of file i2c\_common\_5411x.h.

6.52.4.19 \_\_\_IO uint32\_t STAT

I2C register block structure.

I2C Configuration Register common for Master, Slave and Monitor I2C Status Register common for Master, Slave and Monitor

Definition at line 51 of file i2c\_common\_5411x.h.

6.52.4.20 \_\_IO uint32\_t TIMEOUT

I2C Timeout value Register

Definition at line 54 of file i2c\_common\_5411x.h.

## 6.53 CHIP: RTC tick to (a more) Universal Time conversion functions

#### 6.53.1 Detailed Description

This driver converts between a RTC 1-second tick value and a Universal time format in a structure of type 'struct tm'

#### **Macros**

- #define TM\_YEAR\_BASE (1970)
- #define TM\_DAYOFWEEK (4)

#### **Functions**

- void ConvertRtcTime (uint32\_t rtcTick, struct tm \*pTime)

  Converts a RTC tick time to Universal time.
- void ConvertTimeRtc (struct tm \*pTime, uint32\_t \*rtcTick)
   Converts a Universal time to RTC tick time.

#### 6.53.2 Macro Definition Documentation

6.53.2.1 #define TM\_DAYOFWEEK (4)

Definition at line 54 of file rtc\_ut.h.

6.53.2.2 #define TM\_YEAR\_BASE (1970)

Definition at line 53 of file rtc\_ut.h.

## 6.53.3 Function Documentation

6.53.3.1 void ConvertRtcTime ( uint32\_t rtcTick, struct tm \* pTime )

Converts a RTC tick time to Universal time.

## **Parameters**

rtcTick	: Current RTC time value
pTime	: Pointer to time structure to fill

#### Returns

Nothing

#### Note

When setting time, the 'tm wday', 'tm yday', and 'tm isdst' fields are not used.

Definition at line 130 of file rtc\_ut.c.

6.53.3.2 void ConvertTimeRtc ( struct tm \* pTime, uint32\_t \* rtcTick )

Converts a Universal time to RTC tick time.

#### **Parameters**

pTime	: Pointer to time structure to use
rtcTick	: Pointer to RTC time value to fill

## Returns

Nothing

## Note

When converting time, the 'tm\_isdst' field is not populated by the conversion function.

Definition at line 154 of file rtc\_ut.c.

## 6.54 CHIP: Simple ring buffer implementation

### 6.54.1 Detailed Description

#### **Data Structures**

struct RINGBUFF\_T
 Ring buffer structure.

#### **Macros**

- #define RB\_VHEAD(rb) (\*(volatile uint32\_t \*) &(rb)->head)
- #define RB VTAIL(rb) (\*(volatile uint32 t \*) &(rb)->tail)

#### **Functions**

int RingBuffer\_Init (RINGBUFF\_T \*RingBuff, void \*buffer, int itemSize, int count, void \*(\*cpyFunc)(void \*dst, const void \*src, uint32\_t len))

Initialize ring buffer.

• \_\_STATIC\_INLINE void RingBuffer\_Flush (RINGBUFF\_T \*RingBuff)

Resets the ring buffer to empty.

• \_\_STATIC\_INLINE int RingBuffer\_GetSize (RINGBUFF\_T \*RingBuff)

Return size the ring buffer.

STATIC INLINE int RingBuffer GetCount (RINGBUFF T \*RingBuff)

Return number of items in the ring buffer.

\_\_STATIC\_INLINE int RingBuffer\_GetFree (RINGBUFF\_T \*RingBuff)

Return number of free items in the ring buffer.

\_\_STATIC\_INLINE int RingBuffer\_IsFull (RINGBUFF\_T \*RingBuff)

Return number of items in the ring buffer.

\_\_STATIC\_INLINE int RingBuffer\_IsEmpty (RINGBUFF\_T \*RingBuff)

Return empty status of ring buffer.

• int RingBuffer\_Insert (RINGBUFF\_T \*RingBuff, const void \*data)

Insert a single item into ring buffer.

• int RingBuffer\_InsertMult (RINGBUFF\_T \*RingBuff, const void \*data, int num)

Insert an array of items into ring buffer.

• int RingBuffer\_Pop (RINGBUFF\_T \*RingBuff, void \*data)

Pop an item from the ring buffer.

• int RingBuffer\_PopMult (RINGBUFF\_T \*RingBuff, void \*data, int num)

Pop an array of items from the ring buffer.

#### 6.54.2 Macro Definition Documentation

```
6.54.2.1 #define RB_VHEAD( rb ) (*(volatile uint32_t *) &(rb)->head)
```

volatile typecasted head index

Definition at line 59 of file ring\_buffer.h.

```
6.54.2.2 #define RB_VTAIL( rb ) (*(volatile uint32_t *) &(rb)->tail)
```

volatile typecasted tail index

Definition at line 65 of file ring\_buffer.h.

#### 6.54.3 Function Documentation

6.54.3.1 \_\_STATIC\_INLINE void RingBuffer\_Flush ( RINGBUFF\_T \* RingBuff )

Resets the ring buffer to empty.

**Parameters** 

RingBuff : Pointer to ring buffer

Returns

Nothing

Definition at line 90 of file ring\_buffer.h.

6.54.3.2 \_\_STATIC\_INLINE int RingBuffer\_GetCount ( RINGBUFF\_T \* RingBuff )

Return number of items in the ring buffer.

**Parameters** 

RingBuff : Pointer to ring buffer

#### Returns

Number of items in the ring buffer

Definition at line 110 of file ring buffer.h.

6.54.3.3 \_\_STATIC\_INLINE int RingBuffer\_GetFree ( RINGBUFF\_T \* RingBuff )

Return number of free items in the ring buffer.

**Parameters** 

RingBuff : Pointer to ring buffer

Returns

Number of free items in the ring buffer

Definition at line 120 of file ring\_buffer.h.

6.54.3.4 \_\_STATIC\_INLINE int RingBuffer\_GetSize ( RINGBUFF\_T \* RingBuff )

Return size the ring buffer.

**Parameters** 

RingBuff : Pointer to ring buffer

Returns

Size of the ring buffer in bytes

Definition at line 100 of file ring\_buffer.h.

6.54.3.5 int RingBuffer\_Init ( RINGBUFF\_T \* RingBuff, void \* buffer, int itemSize, int count, void \*(\*)(void \*dst, const void \*src, uint32\_t len) cpyFunc )

Initialize ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer to initialize
buffer	: Pointer to buffer to associate with RingBuff
itemSize	: Size of each buffer item size
count	: Size of ring buffer
cpyFunc	: Call-back function that copies data (if NULL library memcpy will be used)

#### Note

Memory pointed by *buffer* must have correct alignment of *itemSize*, and *count* must be a power of 2 and must at least be 2 or greater. *Ien* of the *cpyFunc* is in bytes.

#### Returns

Nothing

Definition at line 55 of file ring\_buffer.c.

6.54.3.6 int RingBuffer\_Insert ( RINGBUFF\_T \* RingBuff, const void \* data )

Insert a single item into ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer
data	: pointer to item

#### Returns

1 when successfully inserted, 0 on error (Buffer not initialized using RingBuffer\_Init() or attempted to insert when buffer is full)

Definition at line 74 of file ring\_buffer.c.

6.54.3.7 int RingBuffer\_InsertMult ( RINGBUFF\_T \* RingBuff, const void \* data, int num )

Insert an array of items into ring buffer.

#### **Parameters**

Γ	RingBuff	: Pointer to ring buffer
	data	: Pointer to first element of the item array
	num	: Number of items in the array

#### Returns

number of items successfully inserted, 0 on error (Buffer not initialized using RingBuffer\_Init() or attempted to insert when buffer is full)

Definition at line 91 of file ring\_buffer.c.

6.54.3.8 \_\_STATIC\_INLINE int RingBuffer\_IsEmpty ( RINGBUFF\_T \* RingBuff )

Return empty status of ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer
----------	--------------------------

#### Returns

1 if the ring buffer is empty, otherwise 0

Definition at line 140 of file ring\_buffer.h.

6.54.3.9 \_\_STATIC\_INLINE int RingBuffer\_IsFull ( RINGBUFF\_T \* RingBuff )

Return number of items in the ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer

#### Returns

1 if the ring buffer is full, otherwise 0

Definition at line 130 of file ring\_buffer.h.

6.54.3.10 int RingBuffer\_Pop ( RINGBUFF\_T \* RingBuff, void \* data )

Pop an item from the ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer
data	: Pointer to memory where popped item be stored

#### Returns

1 when item popped successfuly onto *data*, 0 When error (Buffer not initialized using RingBuffer\_Init() or attempted to pop item when the buffer is empty)

Definition at line 129 of file ring\_buffer.c.

6.54.3.11 int RingBuffer\_PopMult ( RINGBUFF\_T \* RingBuff, void \* data, int num )

Pop an array of items from the ring buffer.

#### **Parameters**

RingBuff	: Pointer to ring buffer
data	: Pointer to memory where popped items be stored
num	: Max number of items array <i>data</i> can hold

## Returns

Number of items popped onto *data*, 0 on error (Buffer not initialized using RingBuffer\_Init() or attempted to pop when the buffer is empty)

Definition at line 146 of file ring\_buffer.c.

## 6.55 CHIP: Stopwatch primitives.

#### 6.55.1 Detailed Description

#### **Functions**

void StopWatch\_Init (void)

Initialize stopwatch.

uint32\_t StopWatch\_Start (void)

Start a stopwatch.

• \_\_STATIC\_INLINE uint32\_t StopWatch\_Elapsed (uint32\_t startTime)

Returns number of ticks elapsed since stopwatch was started.

uint32\_t StopWatch\_TicksPerSecond (void)

Returns number of ticks per second of the stopwatch timer.

• uint32 t StopWatch TicksToMs (uint32 t ticks)

Converts from stopwatch ticks to mS.

• uint32\_t StopWatch\_TicksToUs (uint32\_t ticks)

Converts from stopwatch ticks to uS.

uint32 t StopWatch MsToTicks (uint32 t mS)

Converts from mS to stopwatch ticks.

uint32\_t StopWatch\_UsToTicks (uint32\_t uS)

Converts from uS to stopwatch ticks.

\_\_STATIC\_INLINE void StopWatch\_DelayTicks (uint32\_t ticks)

Delays the given number of ticks using stopwatch primitives.

\_\_STATIC\_INLINE void StopWatch\_DelayMs (uint32\_t mS)

Delays the given number of mS using stopwatch primitives.

\_\_STATIC\_INLINE void StopWatch\_DelayUs (uint32\_t uS)

Delays the given number of uS using stopwatch primitives.

### 6.55.2 Function Documentation

6.55.2.1 STATIC INLINE void StopWatch\_DelayMs ( uint32 t mS )

Delays the given number of mS using stopwatch primitives.

#### **Parameters**

mS	mber of mS to delay
mS	mber of mS to dela

#### Returns

Nothing

Definition at line 114 of file stopwatch.h.

6.55.2.2 \_\_STATIC\_INLINE void StopWatch\_DelayTicks ( uint32\_t ticks )

Delays the given number of ticks using stopwatch primitives.

**Parameters** 

ticks : Number of ticks to delay

Returns

Nothing

Definition at line 103 of file stopwatch.h.

6.55.2.3 \_\_STATIC\_INLINE void StopWatch\_DelayUs ( uint32\_t uS )

Delays the given number of uS using stopwatch primitives.

**Parameters** 

uS : Number of uS to delay

Returns

Nothing

Definition at line 126 of file stopwatch.h.

6.55.2.4 \_\_STATIC\_INLINE uint32\_t StopWatch\_Elapsed ( uint32\_t startTime )

Returns number of ticks elapsed since stopwatch was started.

**Parameters** 

startTime : Time returned by StopWatch\_Start().

Returns

Number of ticks elapsed since stopwatch was started

Definition at line 59 of file stopwatch.h.

6.55.2.5 void StopWatch\_Init (void)

Initialize stopwatch.

Returns

Nothing

Definition at line 60 of file stopwatch\_5411x.c.

6.55.2.6 uint32\_t StopWatch\_MsToTicks ( uint32\_t mS )

Converts from mS to stopwatch ticks.

**Parameters** 

mS : Duration in mS to convert to ticks.

Returns

Number of ticks in given number of mS

Definition at line 100 of file stopwatch\_5411x.c.

6.55.2.7 uint32\_t StopWatch\_Start ( void )

Start a stopwatch.

Returns

Current cycle count

Definition at line 75 of file stopwatch\_5411x.c.

6.55.2.8 uint32\_t StopWatch\_TicksPerSecond ( void )

Returns number of ticks per second of the stopwatch timer.

Returns

Number of ticks per second of the stopwatch timer

Definition at line 82 of file stopwatch\_5411x.c.

6.55.2.9 uint32\_t StopWatch\_TicksToMs ( uint32\_t ticks )

Converts from stopwatch ticks to mS.

**Parameters** 

ticks : Duration in ticks to convert to mS.

Returns

Number of mS in given number of ticks

Definition at line 88 of file stopwatch\_5411x.c.

6.55.2.10 uint32\_t StopWatch\_TicksToUs ( uint32\_t ticks )

Converts from stopwatch ticks to uS.

**Parameters** 

ticks : Duration in ticks to convert to uS.

Returns

Number of uS in given number of ticks

Definition at line 94 of file stopwatch\_5411x.c.

6.55.2.11 uint32\_t StopWatch\_UsToTicks ( uint32\_t uS )

Converts from uS to stopwatch ticks.

#### **Parameters**

uS : Duration in uS to convert to ticks.

## Returns

Number of ticks in given number of uS

Definition at line 106 of file stopwatch\_5411x.c.

#### 6.56 CHIP\_5411X: LPC5411X M0 core peripheral interrupt numbers

## 6.56.1 Detailed Description

#### **Enumerations**

```
enum LPC5411X_M0_IRQn_Type {
 Reset_IRQn = -15, NonMaskableInt_IRQn = -14, HardFault_IRQn = -13, SVCall_IRQn = -5,
 PendSV IRQn = -2, SysTick IRQn = -1, WDTBOD IRQn, DMA IRQn,
 GINTO IRQn, GINT1 IRQn, PIN INTO IRQn, PIN INT1 IRQn,
 PIN INT2 IRQn, PIN INT3 IRQn, UTICK IRQn, MRT IRQn,
 CT32B0_IRQn, CT32B1_IRQn, SCT0_IRQn, CT32B3_IRQn,
 FLEXCOMM0_IRQn, FLEXCOMM1_IRQn, FLEXCOMM2_IRQn, FLEXCOMM3_IRQn,
 FLEXCOMM4 IRQn, FLEXCOMM5 IRQn, FLEXCOMM6 IRQn, FLEXCOMM7 IRQn,
 ADC_SEQA_IRQn, ADC_SEQB_IRQn, ADC_THCMP_IRQn, DMIC_IRQn,
 HWVAD, USBACT_IRQn, USB_IRQn, RTC_IRQn,
 Reserved_IRQn, MAILBOX_IRQn }
```

## 6.56.2 Enumeration Type Documentation

#### Enumerator

```
6.56.2.1 enum LPC5411X M0 IRQn Type
   Reset_IRQn 1 Reset Vector, invoked on Power up and warm reset
   NonMaskableInt_IRQn 2 Non Maskable Interrupt
   HardFault_IRQn 3 Cortex-M0 Hard Fault Interrupt
   SVCall_IRQn 11 Cortex-M0 SV Call Interrupt
   PendSV_IRQn 14 Cortex-M0 Pend SV Interrupt
   SysTick IRQn 15 Cortex-M0 System Tick Interrupt
    WDTBOD_IRQn WWDT
   DMA_IRQn DMA
   GINTO_IRQn GINTO
   GINT1_IRQn GINT1
   PIN INTO IRQn PININTO
   PIN_INT1_IRQn PININT1
   PIN INT2 IRQn PININT2
   PIN_INT3_IRQn PININT3
   UTICK_IRQn Micro-tick Timer interrupt
   MRT_IRQn Multi-rate timer interrupt
   CT32B0_IRQn CTMR0
   CT32B1 IRQn CTMR1
   SCT0_IRQn SCT
   CT32B3_IRQn CTMR3
   FLEXCOMMO IRQn FLEXCOMMO
   FLEXCOMM1_IRQn FLEXCOMM1
   FLEXCOMM2_IRQn FLEXCOMM2
   FLEXCOMM3_IRQn FLEXCOMM3
   FLEXCOMM4 IRQn FLEXCOMM4
```

FLEXCOMM5\_IRQn FLEXCOMM5

FLEXCOMM6\_IRQn FLEXCOMM6
FLEXCOMM7\_IRQn FLEXCOMM7

ADC\_SEQA\_IRQn ADC0 sequence A completionADC\_SEQB\_IRQn ADC0 sequence B completion

ADC\_THCMP\_IRQn ADC0 threshold compare and error

DMIC\_IRQn Digital Mic

HWVAD Hardware Voice acitivity detect

USBACT\_IRQn USB Activity

USB\_IRQn USB

RTC\_IRQn RTC alarm and wake-up interrupts

Reserved\_IRQn Reserved Interrupt

MAILBOX\_IRQn Mailbox

Definition at line 77 of file cmsis\_5411x\_m0.h.

## 6.57 CHIP\_5411X: LPC5411X M4 core peripheral interrupt numbers

## 6.57.1 Detailed Description

#### **Enumerations**

```
    enum LPC5411X_IRQn_Type {
        Reset_IRQn = -15, NonMaskableInt_IRQn = -14, HardFault_IRQn = -13, MemoryManagement_IRQn = -12,
        BusFault_IRQn = -11, UsageFault_IRQn = -10, SVCall_IRQn = -5, DebugMonitor_IRQn = -4,
        PendSV_IRQn = -2, SysTick_IRQn = -1, WDTBOD_IRQn, DMA_IRQn,
        GINT0_IRQn, GINT1_IRQn, PIN_INT0_IRQn, PIN_INT1_IRQn,
        PIN_INT2_IRQn, PIN_INT3_IRQn, UTICK_IRQn, MRT_IRQn,
        CT32B0_IRQn, CT32B1_IRQn, SCT0_IRQn, CT32B3_IRQn,
        FLEXCOMM0_IRQn, FLEXCOMM1_IRQn, FLEXCOMM2_IRQn, FLEXCOMM3_IRQn,
        FLEXCOMM4_IRQn, FLEXCOMM5_IRQn, FLEXCOMM6_IRQn, FLEXCOMM7_IRQn,
        ADC_SEQA_IRQn, ADC_SEQB_IRQn, ADC_THCMP_IRQn, DMIC_IRQn,
        HWVAD_IRQn, USBACT_IRQn, USB_IRQn, RTC_IRQn,
        Reserved_IRQn, MAILBOX_IRQn, PIN_INT4_IRQn, PIN_INT5_IRQn,
        PIN_INT6_IRQn, PIN_INT7_IRQn, CT32B2_IRQn, CT32B4_IRQn,
        Reserved1_IRQn, SPIFI_IRQn,
```

#### 6.57.2 Enumeration Type Documentation

#### 6.57.2.1 enum LPC5411X\_IRQn\_Type

#### **Enumerator**

Reset\_IRQn 1 Reset Vector, invoked on Power up and warm reset

NonMaskableInt\_IRQn 2 Non maskable Interrupt, cannot be stopped or preempted

HardFault\_IRQn 3 Hard Fault, all classes of Fault

MemoryManagement\_IRQn 4 Memory Management, MPU mismatch, including Access Violation and No Match

BusFault\_IRQn 5 Bus Fault, Pre-Fetch-, Memory Access Fault, other address/memory related Fault

UsageFault\_IRQn 6 Usage Fault, i.e. Undef Instruction, Illegal State Transition

SVCall\_IRQn 11 System Service Call via SVC instruction

DebugMonitor\_IRQn 12 Debug Monitor

PendSV\_IRQn 14 Pendable request for system service

SysTick\_IRQn 15 System Tick Timer

WDTBOD\_IRQn WWDT

DMA\_IRQn DMA

GINTO IRQn GINTO

GINT1\_IRQn GINT1

PIN\_INTO\_IRQn PININTO

PIN\_INT1\_IRQn PININT1

PIN\_INT2\_IRQn PININT2

**PIN\_INT3\_IRQn** PININT3

UTICK\_IRQn Micro-tick Timer interrupt

MRT\_IRQn Multi-rate timer interrupt

CT32B0\_IRQn CTMR0

CT32B1\_IRQn CTMR1

SCT0\_IRQn SCT

CT32B3\_IRQn CTMR3

FLEXCOMMO\_IRQn FLEXCOMM0

FLEXCOMM1\_IRQn FLEXCOMM1

FLEXCOMM2\_IRQn FLEXCOMM2

FLEXCOMM3\_IRQn FLEXCOMM3

FLEXCOMM4\_IRQn FLEXCOMM4

FLEXCOMM5\_IRQn FLEXCOMM5

FLEXCOMM6\_IRQn FLEXCOMM6

FLEXCOMM7\_IRQn FLEXCOMM7

ADC\_SEQA\_IRQn ADC0 sequence A completion

ADC\_SEQB\_IRQn ADC0 sequence B completion

ADC\_THCMP\_IRQn ADC0 threshold compare and error

DMIC\_IRQn Digital Mic

HWVAD\_IRQn Hardware Voice acitivity detect

USBACT\_IRQn USB Activity

USB\_IRQn USB

RTC\_IRQn RTC alarm and wake-up interrupts

Reserved\_IRQn Reserved Interrupt

MAILBOX\_IRQn Mailbox

PIN\_INT4\_IRQn External Interrupt 4

PIN\_INT5\_IRQn External Interrupt 5

PIN\_INT6\_IRQn External Interrupt 6

PIN\_INT7\_IRQn External Interrupt 7

CT32B2\_IRQn CTMR2

CT32B4\_IRQn CTMR4

Reserved1\_IRQn Reserved Interrupt

SPIFI\_IRQn SPI Flash interface

Definition at line 75 of file cmsis\_5411x.h.

# 6.58 CMSIS Core Instruction Interface

Access to dedicated instructions

**CMSIS Core Register Access Functions** 6.59

6.60 CMSIS Global Defines 431

# 6.60 CMSIS Global Defines

## IO Type Qualifiers are used

- to specify the access to peripheral variables.
- for automatic generation of peripheral register debug information.

# 6.61 CMSIS SIMD Intrinsics

Access to dedicated SIMD instructions

6.62 CMSIS support 433

# 6.62 CMSIS support

ARM CMSIS DSP Library

# 6.63 Chip specific drivers

## 6.63.1 Detailed Description

Chip specific drivers are unique to a specific device. Chip specific drivers may use an IP driver as it's base driver or a custom implementation if that peripheral or IP on the chip is unique (ie, clocking).

## **Modules**

- · Common components used with chip drivers
- LPC5411x Chip specific drivers

# 6.64 Code Red LPCXpresso support in LPCOpen

LPCXpresso 6

436 **Module Documentation** Common FreeRTOS functions shared with multiple platforms 6.65

# 6.66 Common components used with chip drivers

# 6.66.1 Detailed Description

# **Modules**

- CHIP: Common Chip ISP/IAP commands and return codes
- CHIP: FPU initialization
- CHIP: LPC Common Types
- CHIP: RTC tick to (a more) Universal Time conversion functions
- CHIP: Simple ring buffer implementation
- CHIP: Stopwatch primitives.

# 6.67 Community support for LPCOpen

You can also submit questions and comments on the LPCware.com forums at the:  ${\tt LPCware}$  community forums.

If you find an issue with the LPCOpen code or an example, you can submit bug reports for LPCOpen code at: NXP Technical support

Note: You will need to create a free LPCware.com account to use the community forums.

6.68 Copyright (C) 2013 NXP Semiconductors. All rights reserve	6.68	Copyright (C	) 2013 NXP	Semiconductors.	All rights reserv	ed
--	------	--------------	------------	-----------------	-------------------	----

Copyright (C) 2013 NXP Semiconductors. All rights reserved.

# 6.69 Core Debug Registers (CoreDebug)

## 6.69.1 Detailed Description

Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file.

Type definitions for the Core Debug Registers.

#### **Data Structures**

• struct CoreDebug Type

Structure type to access the Core Debug Register (CoreDebug).

#### **Macros**

- #define CoreDebug DHCSR DBGKEY Pos 16
- #define CoreDebug DHCSR DBGKEY Msk (0xFFFFUL << CoreDebug DHCSR DBGKEY Pos)
- #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos 25
- #define CoreDebug DHCSR S RESET ST Msk (1UL << CoreDebug DHCSR S RESET ST Pos)</li>
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos 24
- #define CoreDebug DHCSR S RETIRE ST Msk (1UL << CoreDebug DHCSR S RETIRE ST Pos)</li>
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)
- #define CoreDebug DHCSR S SLEEP Pos 18
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Msk (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_HALT\_Pos 17
- #define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Pos 16
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Msk (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)
- #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos 5
- #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)</li>
- #define CoreDebug DHCSR C MASKINTS Pos 3
- #define CoreDebug DHCSR C MASKINTS Msk (1UL << CoreDebug DHCSR C MASKINTS Pos)
- #define CoreDebug DHCSR C STEP Pos 2
- #define CoreDebug\_DHCSR\_C\_STEP\_Msk (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_HALT\_Pos 1
- #define CoreDebug\_DHCSR\_C\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos 0
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGWnR\_Pos 16
- #define CoreDebug\_DCRSR\_REGWnR\_Msk (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGSEL\_Pos 0
- #define CoreDebug\_DCRSR\_REGSEL\_Msk (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)
- #define CoreDebug\_DEMCR\_TRCENA\_Pos 24
- #define CoreDebug DEMCR TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)</li>
- #define CoreDebug DEMCR MON REQ Pos 19
- #define CoreDebug\_DEMCR\_MON\_REQ\_Msk (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_STEP\_Pos 18
- #define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)
- #define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17
- #define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)</li>
- #define CoreDebug DEMCR MON EN Pos 16
- #define CoreDebug\_DEMCR\_MON\_EN\_Msk (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)</li>

- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos 10
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_INTERR\_Pos 9
- #define CoreDebug\_DEMCR\_VC\_INTERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos 8
- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Pos 7
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6
- #define CoreDebug DEMCR VC CHKERR Msk (1UL << CoreDebug DEMCR VC CHKERR Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos 5
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_MMERR\_Pos 4
- #define CoreDebug\_DEMCR\_VC\_MMERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos 0
- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CORERESET ←
   \_Pos)</li>

### 6.69.2 Macro Definition Documentation

6.69.2.1 #define CoreDebug\_DCRSR\_REGSEL\_Msk (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)

CoreDebug DCRSR: REGSEL Mask

Definition at line 1321 of file core cm4.h.

6.69.2.2 #define CoreDebug\_DCRSR\_REGSEL\_Pos 0

CoreDebug DCRSR: REGSEL Position

Definition at line 1320 of file core\_cm4.h.

 $6.69.2.3 \quad \text{\#define CoreDebug\_DCRSR\_REGWnR\_Msk} \ (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)$ 

CoreDebug DCRSR: REGWnR Mask

Definition at line 1318 of file core\_cm4.h.

6.69.2.4 #define CoreDebug\_DCRSR\_REGWnR\_Pos 16

CoreDebug DCRSR: REGWnR Position

Definition at line 1317 of file core\_cm4.h.

6.69.2.5 #define CoreDebug\_DEMCR\_MON\_EN\_Msk (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)

CoreDebug DEMCR: MON EN Mask

Definition at line 1337 of file core\_cm4.h.

6.69.2.6 #define CoreDebug\_DEMCR\_MON\_EN\_Pos 16

CoreDebug DEMCR: MON\_EN Position

Definition at line 1336 of file core\_cm4.h.

6.69.2.7 #define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)

CoreDebug DEMCR: MON\_PEND Mask

Definition at line 1334 of file core\_cm4.h.

6.69.2.8 #define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17

CoreDebug DEMCR: MON\_PEND Position

Definition at line 1333 of file core\_cm4.h.

6.69.2.9 #define CoreDebug\_DEMCR\_MON\_REQ\_Msk (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)

CoreDebug DEMCR: MON\_REQ Mask

Definition at line 1328 of file core\_cm4.h.

6.69.2.10 #define CoreDebug\_DEMCR\_MON\_REQ\_Pos 19

CoreDebug DEMCR: MON\_REQ Position

Definition at line 1327 of file core\_cm4.h.

6.69.2.11 #define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)

CoreDebug DEMCR: MON\_STEP Mask

Definition at line 1331 of file core\_cm4.h.

6.69.2.12 #define CoreDebug\_DEMCR\_MON\_STEP\_Pos 18

CoreDebug DEMCR: MON\_STEP Position

Definition at line 1330 of file core\_cm4.h.

6.69.2.13 #define CoreDebug\_DEMCR\_TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)

CoreDebug DEMCR: TRCENA Mask

Definition at line 1325 of file core\_cm4.h.

6.69.2.14 #define CoreDebug\_DEMCR\_TRCENA\_Pos 24

CoreDebug DEMCR: TRCENA Position

Definition at line 1324 of file core\_cm4.h.

6.69.2.15 #define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)

CoreDebug DEMCR: VC\_BUSERR Mask

Definition at line 1346 of file core\_cm4.h.

6.69.2.16 #define CoreDebug\_DEMCR\_VC\_BUSERR\_Pos 8

CoreDebug DEMCR: VC\_BUSERR Position

Definition at line 1345 of file core cm4.h.

6.69.2.17 #define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)

CoreDebug DEMCR: VC\_CHKERR Mask

Definition at line 1352 of file core\_cm4.h.

6.69.2.18 #define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6

CoreDebug DEMCR: VC\_CHKERR Position

Definition at line 1351 of file core\_cm4.h.

6.69.2.19 #define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CORERESET\_Pos)

CoreDebug DEMCR: VC\_CORERESET Mask

Definition at line 1361 of file core\_cm4.h.

6.69.2.20 #define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos 0

CoreDebug DEMCR: VC\_CORERESET Position

Definition at line 1360 of file core\_cm4.h.

6.69.2.21 #define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)

CoreDebug DEMCR: VC\_HARDERR Mask

Definition at line 1340 of file core\_cm4.h.

6.69.2.22 #define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos 10

CoreDebug DEMCR: VC\_HARDERR Position

Definition at line 1339 of file core\_cm4.h.

6.69.2.23 #define CoreDebug\_DEMCR\_VC\_INTERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)

CoreDebug DEMCR: VC\_INTERR Mask

Definition at line 1343 of file core\_cm4.h.

6.69.2.24 #define CoreDebug\_DEMCR\_VC\_INTERR\_Pos 9

CoreDebug DEMCR: VC\_INTERR Position

Definition at line 1342 of file core\_cm4.h.

6.69.2.25 #define CoreDebug\_DEMCR\_VC\_MMERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)

CoreDebug DEMCR: VC\_MMERR Mask

Definition at line 1358 of file core cm4.h.

6.69.2.26 #define CoreDebug\_DEMCR\_VC\_MMERR\_Pos 4

CoreDebug DEMCR: VC\_MMERR Position

Definition at line 1357 of file core\_cm4.h.

6.69.2.27 #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)

CoreDebug DEMCR: VC\_NOCPERR Mask

Definition at line 1355 of file core\_cm4.h.

6.69.2.28 #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos 5

CoreDebug DEMCR: VC\_NOCPERR Position

Definition at line 1354 of file core\_cm4.h.

6.69.2.29 #define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)

CoreDebug DEMCR: VC\_STATERR Mask

Definition at line 1349 of file core\_cm4.h.

6.69.2.30 #define CoreDebug\_DEMCR\_VC\_STATERR\_Pos 7

CoreDebug DEMCR: VC\_STATERR Position

Definition at line 1348 of file core\_cm4.h.

6.69.2.31 #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)

CoreDebug DHCSR: C\_DEBUGEN Mask

Definition at line 1314 of file core\_cm4.h.

6.69.2.32 #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos 0

CoreDebug DHCSR: C\_DEBUGEN Position

Definition at line 1313 of file core\_cm4.h.

6.69.2.33 #define CoreDebug\_DHCSR\_C\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)

CoreDebug DHCSR: C\_HALT Mask

Definition at line 1311 of file core\_cm4.h.

6.69.2.34 #define CoreDebug\_DHCSR\_C\_HALT\_Pos 1

CoreDebug DHCSR: C\_HALT Position

Definition at line 1310 of file core\_cm4.h.

6.69.2.35 #define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)

CoreDebug DHCSR: C\_MASKINTS Mask

Definition at line 1305 of file core\_cm4.h.

6.69.2.36 #define CoreDebug\_DHCSR\_C\_MASKINTS\_Pos 3

CoreDebug DHCSR: C\_MASKINTS Position

Definition at line 1304 of file core\_cm4.h.

6.69.2.37 #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)

CoreDebug DHCSR: C\_SNAPSTALL Mask

Definition at line 1302 of file core\_cm4.h.

6.69.2.38 #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos 5

CoreDebug DHCSR: C\_SNAPSTALL Position

Definition at line 1301 of file core\_cm4.h.

6.69.2.39 #define CoreDebug\_DHCSR\_C\_STEP\_Msk (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)

CoreDebug DHCSR: C\_STEP Mask

Definition at line 1308 of file core\_cm4.h.

6.69.2.40 #define CoreDebug\_DHCSR\_C\_STEP\_Pos 2

CoreDebug DHCSR: C\_STEP Position

Definition at line 1307 of file core\_cm4.h.

6.69.2.41 #define CoreDebug\_DHCSR\_DBGKEY\_Msk (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)

CoreDebug DHCSR: DBGKEY Mask

Definition at line 1281 of file core\_cm4.h.

6.69.2.42 #define CoreDebug\_DHCSR\_DBGKEY\_Pos 16

CoreDebug DHCSR: DBGKEY Position

Definition at line 1280 of file core\_cm4.h.

6.69.2.43 #define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)

CoreDebug DHCSR: S\_HALT Mask

Definition at line 1296 of file core\_cm4.h.

6.69.2.44 #define CoreDebug\_DHCSR\_S\_HALT\_Pos 17

CoreDebug DHCSR: S\_HALT Position

Definition at line 1295 of file core\_cm4.h.

6.69.2.45 #define CoreDebug\_DHCSR\_S\_LOCKUP\_Msk (1UL << CoreDebug\_DHCSR\_S\_LOCKUP\_Pos)

CoreDebug DHCSR: S\_LOCKUP Mask

Definition at line 1290 of file core\_cm4.h.

6.69.2.46 #define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19

CoreDebug DHCSR: S\_LOCKUP Position

Definition at line 1289 of file core\_cm4.h.

6.69.2.47 #define CoreDebug\_DHCSR\_S\_REGRDY\_Msk (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)

CoreDebug DHCSR: S\_REGRDY Mask

Definition at line 1299 of file core\_cm4.h.

6.69.2.48 #define CoreDebug\_DHCSR\_S\_REGRDY\_Pos 16

CoreDebug DHCSR: S\_REGRDY Position

Definition at line 1298 of file core\_cm4.h.

6.69.2.49 #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)

CoreDebug DHCSR: S\_RESET\_ST Mask

Definition at line 1284 of file core\_cm4.h.

6.69.2.50 #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos 25

CoreDebug DHCSR: S\_RESET\_ST Position

Definition at line 1283 of file core\_cm4.h.

6.69.2.51 #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)

CoreDebug DHCSR: S\_RETIRE\_ST Mask

Definition at line 1287 of file core\_cm4.h.

6.69.2.52 #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos 24

CoreDebug DHCSR: S\_RETIRE\_ST Position

Definition at line 1286 of file core\_cm4.h.

 $6.69.2.53 \quad \hbox{\#define CoreDebug\_DHCSR\_S\_SLEEP\_Msk} \ (\hbox{1UL} << \hbox{CoreDebug\_DHCSR\_S\_SLEEP\_Pos})$ 

CoreDebug DHCSR: S\_SLEEP Mask

Definition at line 1293 of file core\_cm4.h.

6.69.2.54 #define CoreDebug\_DHCSR\_S\_SLEEP\_Pos 18

CoreDebug DHCSR: S\_SLEEP Position

Definition at line 1292 of file core\_cm4.h.

### 6.70 Core Definitions

## 6.70.1 Detailed Description

Definitions for base addresses, unions, and structures.

#### **Macros**

```
    #define SCS BASE (0xE000E000UL)
```

- #define SysTick BASE (SCS BASE + 0x0010UL)
- #define NVIC\_BASE (SCS\_BASE + 0x0100UL)
- #define SCB BASE (SCS BASE + 0x0D00UL)
- #define SCB ((SCB\_Type \*) SCB\_BASE)
- #define SysTick ((SysTick\_Type \*) SysTick\_BASE )
- #define NVIC ((NVIC Type \*) NVIC BASE)
- #define SCS\_BASE (0xE000E000UL)
- #define ITM\_BASE (0xE000000UL)
- #define DWT\_BASE (0xE0001000UL)
- #define TPI BASE (0xE0040000UL)
- #define CoreDebug\_BASE (0xE000EDF0UL)
- #define SysTick\_BASE (SCS\_BASE + 0x0010UL)
- #define NVIC BASE (SCS BASE + 0x0100UL)
- #define SCB BASE (SCS BASE + 0x0D00UL)
- #define SCnSCB ((SCnSCB\_Type \*) SCS\_BASE )
- #define SCB ((SCB\_Type \*) SCB\_BASE)
- #define SysTick ((SysTick\_Type \*) SysTick\_BASE)
- #define NVIC ((NVIC\_Type \*) NVIC\_BASE )
- #define ITM ((ITM\_Type \*) ITM\_BASE)
- #define DWT ((DWT\_Type \*) DWT\_BASE)
- #define TPI ((TPI\_Type \*) TPI\_BASE )
- #define CoreDebug ((CoreDebug\_Type \*) CoreDebug\_BASE)

## 6.70.2 Macro Definition Documentation

```
6.70.2.1 #define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)
```

Core Debug configuration struct

Definition at line 1389 of file core\_cm4.h.

6.70.2.2 #define CoreDebug\_BASE (0xE000EDF0UL)

Core Debug Base Address

Definition at line 1377 of file core\_cm4.h.

6.70.2.3 #define DWT ((DWT\_Type \*) DWT\_BASE)

**DWT** configuration struct

Definition at line 1387 of file core\_cm4.h.

6.70 Core Definitions 449

6.70.2.4 #define DWT\_BASE (0xE0001000UL)

**DWT Base Address** 

Definition at line 1375 of file core\_cm4.h.

6.70.2.5 #define ITM ((ITM\_Type \*) ITM\_BASE)

ITM configuration struct

Definition at line 1386 of file core\_cm4.h.

6.70.2.6 #define ITM\_BASE (0xE0000000UL)

**ITM Base Address** 

Definition at line 1374 of file core\_cm4.h.

6.70.2.7 #define NVIC ((NVIC\_Type \*) NVIC\_BASE)

**NVIC** configuration struct

Definition at line 583 of file core\_cm0plus.h.

6.70.2.8 #define NVIC ((NVIC\_Type \*) NVIC\_BASE)

**NVIC** configuration struct

Definition at line 1385 of file core\_cm4.h.

6.70.2.9 #define NVIC\_BASE (SCS\_BASE + 0x0100UL)

**NVIC Base Address** 

Definition at line 578 of file core\_cm0plus.h.

6.70.2.10 #define NVIC\_BASE (SCS\_BASE + 0x0100UL)

**NVIC Base Address** 

Definition at line 1379 of file core\_cm4.h.

6.70.2.11 #define SCB ((SCB\_Type \*) SCB\_BASE)

SCB configuration struct

Definition at line 581 of file core\_cm0plus.h.

6.70.2.12 #define SCB ((SCB\_Type \*) SCB\_BASE)

SCB configuration struct

Definition at line 1383 of file core\_cm4.h.

6.70.2.13 #define SCB\_BASE (SCS\_BASE + 0x0D00UL)

System Control Block Base Address

Definition at line 579 of file core\_cm0plus.h.

6.70.2.14 #define SCB\_BASE (SCS\_BASE + 0x0D00UL)

System Control Block Base Address

Definition at line 1380 of file core\_cm4.h.

6.70.2.15 #define SCnSCB ((SCnSCB\_Type \*) SCS\_BASE)

System control Register not in SCB

Definition at line 1382 of file core\_cm4.h.

6.70.2.16 #define SCS\_BASE (0xE000E000UL)

System Control Space Base Address

Definition at line 576 of file core\_cm0plus.h.

6.70.2.17 #define SCS\_BASE (0xE000E000UL)

System Control Space Base Address

Definition at line 1373 of file core\_cm4.h.

6.70.2.18 #define SysTick ((SysTick\_Type \*) SysTick\_BASE)

SysTick configuration struct

Definition at line 582 of file core\_cm0plus.h.

6.70.2.19 #define SysTick ((SysTick\_Type \*) SysTick\_BASE )

SysTick configuration struct

Definition at line 1384 of file core\_cm4.h.

6.70.2.20 #define SysTick\_BASE (SCS\_BASE + 0x0010UL)

SysTick Base Address

Definition at line 577 of file core\_cm0plus.h.

6.70.2.21 #define SysTick\_BASE (SCS\_BASE + 0x0010UL)

SysTick Base Address

Definition at line 1378 of file core\_cm4.h.

6.70 Core Definitions 451

6.70.2.22 #define TPI ((TPI\_Type \*) TPI\_BASE)

TPI configuration struct

Definition at line 1388 of file core\_cm4.h.

6.70.2.23 #define TPI\_BASE (0xE0040000UL)

TPI Base Address

Definition at line 1376 of file core\_cm4.h.

# 6.71 Data Watchpoint and Trace (DWT)

### 6.71.1 Detailed Description

Type definitions for the Data Watchpoint and Trace (DWT)

### **Data Structures**

struct DWT Type

Structure type to access the Data Watchpoint and Trace Register (DWT).

#### **Macros**

- #define DWT CTRL NUMCOMP Pos 28
- #define DWT\_CTRL\_NUMCOMP\_Msk (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)
- #define DWT\_CTRL\_NOTRCPKT\_Pos 27
- #define DWT\_CTRL\_NOTRCPKT\_Msk (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)</li>
- #define DWT CTRL NOEXTTRIG Pos 26
- #define DWT CTRL NOEXTTRIG Msk (0x1UL << DWT CTRL NOEXTTRIG Pos)</li>
- #define DWT\_CTRL\_NOCYCCNT\_Pos 25
- #define DWT\_CTRL\_NOCYCCNT\_Msk (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)</li>
- #define DWT CTRL NOPRFCNT Pos 24
- #define DWT\_CTRL\_NOPRFCNT\_Msk (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)</li>
- #define DWT\_CTRL\_CYCEVTENA\_Pos 22
- #define DWT\_CTRL\_CYCEVTENA\_Msk (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)</li>
- #define DWT\_CTRL\_FOLDEVTENA\_Pos 21
- #define DWT\_CTRL\_FOLDEVTENA\_Msk (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)</li>
- #define DWT CTRL LSUEVTENA Pos 20
- #define DWT\_CTRL\_LSUEVTENA\_Msk (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)
- #define DWT CTRL SLEEPEVTENA Pos 19
- #define DWT\_CTRL\_SLEEPEVTENA\_Msk (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)</li>
- #define DWT\_CTRL\_EXCEVTENA\_Pos 18
- #define DWT\_CTRL\_EXCEVTENA\_Msk (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)</li>
- #define DWT\_CTRL\_CPIEVTENA\_Pos 17
- #define DWT\_CTRL\_CPIEVTENA\_Msk (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)</li>
- #define DWT\_CTRL\_EXCTRCENA\_Pos 16
- #define DWT\_CTRL\_EXCTRCENA\_Msk (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)</li>
- #define DWT\_CTRL\_PCSAMPLENA\_Pos 12
- #define DWT CTRL PCSAMPLENA Msk (0x1UL << DWT CTRL PCSAMPLENA Pos)</li>
- #define DWT CTRL SYNCTAP Pos 10
- #define DWT\_CTRL\_SYNCTAP\_Msk (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)
- #define DWT CTRL CYCTAP Pos 9
- #define DWT\_CTRL\_CYCTAP\_Msk (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)</li>
- #define DWT\_CTRL\_POSTINIT\_Pos 5
- #define DWT CTRL POSTINIT Msk (0xFUL << DWT CTRL POSTINIT Pos)</li>
- #define DWT\_CTRL\_POSTPRESET\_Pos 1
- #define DWT\_CTRL\_POSTPRESET\_Msk (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)</li>
- #define DWT\_CTRL\_CYCCNTENA\_Pos 0
- #define DWT\_CTRL\_CYCCNTENA\_Msk (0x1UL << DWT\_CTRL\_CYCCNTENA\_Pos)</li>
- #define DWT CPICNT CPICNT Pos 0
- #define DWT\_CPICNT\_CPICNT\_Msk (0xFFUL << DWT\_CPICNT\_CPICNT\_Pos)
- #define DWT EXCCNT EXCCNT Pos 0
- #define DWT\_EXCCNT\_EXCCNT\_Msk (0xFFUL << DWT\_EXCCNT\_EXCCNT\_Pos)</li>

- #define DWT SLEEPCNT SLEEPCNT Pos 0
- #define DWT\_SLEEPCNT\_SLEEPCNT\_Msk (0xFFUL << DWT\_SLEEPCNT\_SLEEPCNT\_Pos)</li>
- #define DWT LSUCNT LSUCNT Pos 0
- #define DWT LSUCNT LSUCNT Msk (0xFFUL << DWT LSUCNT LSUCNT Pos)</li>
- #define DWT FOLDCNT FOLDCNT Pos 0
- #define DWT\_FOLDCNT\_FOLDCNT\_Msk (0xFFUL << DWT\_FOLDCNT\_FOLDCNT\_Pos)</li>
- #define DWT MASK MASK Pos 0
- #define DWT MASK MASK Msk (0x1FUL << DWT MASK MASK Pos)</li>
- #define DWT FUNCTION MATCHED Pos 24
- #define DWT FUNCTION MATCHED Msk (0x1UL << DWT FUNCTION MATCHED Pos)</li>
- #define DWT FUNCTION DATAVADDR1 Pos 16
- #define DWT\_FUNCTION\_DATAVADDR1\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)
- #define DWT\_FUNCTION\_DATAVADDR0\_Pos 12
- #define DWT\_FUNCTION\_DATAVADDR0\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)
- #define DWT FUNCTION DATAVSIZE Pos 10
- #define DWT\_FUNCTION\_DATAVSIZE\_Msk (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)</li>
- #define DWT FUNCTION LNK1ENA Pos 9
- #define DWT FUNCTION LNK1ENA Msk (0x1UL << DWT FUNCTION LNK1ENA Pos)
- #define DWT\_FUNCTION\_DATAVMATCH\_Pos 8
- #define DWT\_FUNCTION\_DATAVMATCH\_Msk (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)</li>
- #define DWT\_FUNCTION\_CYCMATCH\_Pos 7
- #define DWT\_FUNCTION\_CYCMATCH\_Msk (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)</li>
- #define DWT\_FUNCTION\_EMITRANGE\_Pos 5
- #define DWT FUNCTION EMITRANGE Msk (0x1UL << DWT FUNCTION EMITRANGE Pos)</li>
- #define DWT\_FUNCTION\_FUNCTION\_Pos 0
- #define DWT\_FUNCTION\_FUNCTION\_Msk (0xFUL << DWT\_FUNCTION\_FUNCTION\_Pos)</li>

## 6.71.2 Macro Definition Documentation

6.71.2.1 #define DWT\_CPICNT\_CPICNT\_Msk (0xFFUL << DWT\_CPICNT\_CPICNT\_Pos)

**DWT CPICNT: CPICNT Mask** 

Definition at line 858 of file core cm4.h.

6.71.2.2 #define DWT\_CPICNT\_CPICNT\_Pos 0

**DWT CPICNT: CPICNT Position** 

Definition at line 857 of file core cm4.h.

6.71.2.3 #define DWT\_CTRL\_CPIEVTENA\_Msk (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)

**DWT CTRL: CPIEVTENA Mask** 

Definition at line 833 of file core\_cm4.h.

6.71.2.4 #define DWT\_CTRL\_CPIEVTENA\_Pos 17

**DWT CTRL: CPIEVTENA Position** 

Definition at line 832 of file core\_cm4.h.

6.71.2.5 #define DWT\_CTRL\_CYCCNTENA\_Msk (0x1UL << DWT\_CTRL\_CYCCNTENA\_Pos)

**DWT CTRL: CYCCNTENA Mask** 

Definition at line 854 of file core\_cm4.h.

6.71.2.6 #define DWT\_CTRL\_CYCCNTENA\_Pos 0

**DWT CTRL: CYCCNTENA Position** 

Definition at line 853 of file core cm4.h.

6.71.2.7 #define DWT\_CTRL\_CYCEVTENA\_Msk (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)

**DWT CTRL: CYCEVTENA Mask** 

Definition at line 818 of file core\_cm4.h.

6.71.2.8 #define DWT\_CTRL\_CYCEVTENA\_Pos 22

**DWT CTRL: CYCEVTENA Position** 

Definition at line 817 of file core\_cm4.h.

6.71.2.9 #define DWT\_CTRL\_CYCTAP\_Msk (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)

**DWT CTRL: CYCTAP Mask** 

Definition at line 845 of file core\_cm4.h.

6.71.2.10 #define DWT\_CTRL\_CYCTAP\_Pos 9

**DWT CTRL: CYCTAP Position** 

Definition at line 844 of file core\_cm4.h.

 $6.71.2.11 \quad \text{\#define DWT\_CTRL\_EXCEVTENA\_Msk} \ (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)$ 

**DWT CTRL: EXCEVTENA Mask** 

Definition at line 830 of file core\_cm4.h.

6.71.2.12 #define DWT\_CTRL\_EXCEVTENA\_Pos 18

**DWT CTRL: EXCEVTENA Position** 

Definition at line 829 of file core\_cm4.h.

6.71.2.13 #define DWT\_CTRL\_EXCTRCENA\_Msk (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)

**DWT CTRL: EXCTRCENA Mask** 

Definition at line 836 of file core\_cm4.h.

6.71.2.14 #define DWT\_CTRL\_EXCTRCENA\_Pos 16

**DWT CTRL: EXCTRCENA Position** 

Definition at line 835 of file core\_cm4.h.

6.71.2.15 #define DWT\_CTRL\_FOLDEVTENA\_Msk (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)

**DWT CTRL: FOLDEVTENA Mask** 

Definition at line 821 of file core\_cm4.h.

6.71.2.16 #define DWT\_CTRL\_FOLDEVTENA\_Pos 21

**DWT CTRL: FOLDEVTENA Position** 

Definition at line 820 of file core\_cm4.h.

6.71.2.17 #define DWT\_CTRL\_LSUEVTENA\_Msk (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)

**DWT CTRL: LSUEVTENA Mask** 

Definition at line 824 of file core\_cm4.h.

6.71.2.18 #define DWT\_CTRL\_LSUEVTENA\_Pos 20

**DWT CTRL: LSUEVTENA Position** 

Definition at line 823 of file core\_cm4.h.

6.71.2.19 #define DWT\_CTRL\_NOCYCCNT\_Msk (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)

**DWT CTRL: NOCYCCNT Mask** 

Definition at line 812 of file core\_cm4.h.

6.71.2.20 #define DWT\_CTRL\_NOCYCCNT\_Pos 25

**DWT CTRL: NOCYCCNT Position** 

Definition at line 811 of file core\_cm4.h.

6.71.2.21 #define DWT\_CTRL\_NOEXTTRIG\_Msk (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)

**DWT CTRL: NOEXTTRIG Mask** 

Definition at line 809 of file core\_cm4.h.

6.71.2.22 #define DWT\_CTRL\_NOEXTTRIG\_Pos 26

**DWT CTRL: NOEXTTRIG Position** 

Definition at line 808 of file core\_cm4.h.

6.71.2.23 #define DWT\_CTRL\_NOPRFCNT\_Msk (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)

**DWT CTRL: NOPRFCNT Mask** 

Definition at line 815 of file core\_cm4.h.

6.71.2.24 #define DWT\_CTRL\_NOPRFCNT\_Pos 24

**DWT CTRL: NOPRFCNT Position** 

Definition at line 814 of file core cm4.h.

6.71.2.25 #define DWT\_CTRL\_NOTRCPKT\_Msk (0x1UL << DWT\_CTRL\_NOTRCPKT\_Pos)

**DWT CTRL: NOTRCPKT Mask** 

Definition at line 806 of file core\_cm4.h.

6.71.2.26 #define DWT\_CTRL\_NOTRCPKT\_Pos 27

**DWT CTRL: NOTRCPKT Position** 

Definition at line 805 of file core\_cm4.h.

6.71.2.27 #define DWT\_CTRL\_NUMCOMP\_Msk (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)

DWT CTRL: NUMCOMP Mask

Definition at line 803 of file core\_cm4.h.

6.71.2.28 #define DWT\_CTRL\_NUMCOMP\_Pos 28

**DWT CTRL: NUMCOMP Position** 

Definition at line 802 of file core\_cm4.h.

6.71.2.29 #define DWT\_CTRL\_PCSAMPLENA\_Msk (0x1UL << DWT\_CTRL\_PCSAMPLENA\_Pos)

DWT CTRL: PCSAMPLENA Mask

Definition at line 839 of file core\_cm4.h.

6.71.2.30 #define DWT\_CTRL\_PCSAMPLENA\_Pos 12

DWT CTRL: PCSAMPLENA Position

Definition at line 838 of file core\_cm4.h.

 $6.71.2.31 \quad \hbox{\#define DWT\_CTRL\_POSTINIT\_Msk (0xFUL << DWT\_CTRL\_POSTINIT\_Pos) }$ 

**DWT CTRL: POSTINIT Mask** 

Definition at line 848 of file core\_cm4.h.

6.71.2.32 #define DWT\_CTRL\_POSTINIT\_Pos 5

**DWT CTRL: POSTINIT Position** 

Definition at line 847 of file core\_cm4.h.

6.71.2.33 #define DWT\_CTRL\_POSTPRESET\_Msk (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)

**DWT CTRL: POSTPRESET Mask** 

Definition at line 851 of file core\_cm4.h.

6.71.2.34 #define DWT\_CTRL\_POSTPRESET\_Pos 1

DWT CTRL: POSTPRESET Position

Definition at line 850 of file core\_cm4.h.

6.71.2.35 #define DWT\_CTRL\_SLEEPEVTENA\_Msk (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)

**DWT CTRL: SLEEPEVTENA Mask** 

Definition at line 827 of file core\_cm4.h.

6.71.2.36 #define DWT\_CTRL\_SLEEPEVTENA\_Pos 19

**DWT CTRL: SLEEPEVTENA Position** 

Definition at line 826 of file core\_cm4.h.

6.71.2.37 #define DWT\_CTRL\_SYNCTAP\_Msk (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)

**DWT CTRL: SYNCTAP Mask** 

Definition at line 842 of file core\_cm4.h.

6.71.2.38 #define DWT\_CTRL\_SYNCTAP\_Pos 10

**DWT CTRL: SYNCTAP Position** 

Definition at line 841 of file core\_cm4.h.

6.71.2.39 #define DWT\_EXCCNT\_EXCCNT\_Msk (0xFFUL << DWT\_EXCCNT\_EXCCNT\_Pos)

DWT EXCCNT: EXCCNT Mask

Definition at line 862 of file core\_cm4.h.

6.71.2.40 #define DWT\_EXCCNT\_EXCCNT\_Pos 0

**DWT EXCCNT: EXCCNT Position** 

Definition at line 861 of file core\_cm4.h.

6.71.2.41 #define DWT\_FOLDCNT\_FOLDCNT\_Msk (0xFFUL << DWT\_FOLDCNT\_FOLDCNT\_Pos)

DWT FOLDCNT: FOLDCNT Mask

Definition at line 874 of file core\_cm4.h.

6.71.2.42 #define DWT\_FOLDCNT\_FOLDCNT\_Pos 0

DWT FOLDCNT: FOLDCNT Position

Definition at line 873 of file core cm4.h.

6.71.2.43 #define DWT\_FUNCTION\_CYCMATCH\_Msk (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)

DWT FUNCTION: CYCMATCH Mask
Definition at line 900 of file core\_cm4.h.

6.71.2.44 #define DWT\_FUNCTION\_CYCMATCH\_Pos 7

DWT FUNCTION: CYCMATCH Position

Definition at line 899 of file core\_cm4.h.

6.71.2.45 #define DWT\_FUNCTION\_DATAVADDRO\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDRO\_Pos)

DWT FUNCTION: DATAVADDR0 Mask Definition at line 888 of file core\_cm4.h.

6.71.2.46 #define DWT\_FUNCTION\_DATAVADDR0\_Pos 12

DWT FUNCTION: DATAVADDR0 Position
Definition at line 887 of file core\_cm4.h.

6.71.2.47 #define DWT\_FUNCTION\_DATAVADDR1\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)

DWT FUNCTION: DATAVADDR1 Mask Definition at line 885 of file core\_cm4.h.

6.71.2.48 #define DWT\_FUNCTION\_DATAVADDR1\_Pos 16

DWT FUNCTION: DATAVADDR1 Position
Definition at line 884 of file core cm4.h.

6.71.2.49 #define DWT\_FUNCTION\_DATAVMATCH\_Msk (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)

DWT FUNCTION: DATAVMATCH Mask Definition at line 897 of file core\_cm4.h.

6.71.2.50 #define DWT\_FUNCTION\_DATAVMATCH\_Pos 8

DWT FUNCTION: DATAVMATCH Position

Definition at line 896 of file core cm4.h.

6.71.2.51 #define DWT\_FUNCTION\_DATAVSIZE\_Msk (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)

DWT FUNCTION: DATAVSIZE Mask
Definition at line 891 of file core cm4.h.

6.71.2.52 #define DWT\_FUNCTION\_DATAVSIZE\_Pos 10

DWT FUNCTION: DATAVSIZE Position

Definition at line 890 of file core\_cm4.h.

6.71.2.53 #define DWT\_FUNCTION\_EMITRANGE\_Msk (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)

DWT FUNCTION: EMITRANGE Mask Definition at line 903 of file core\_cm4.h.

6.71.2.54 #define DWT FUNCTION EMITRANGE Pos 5

DWT FUNCTION: EMITRANGE Position
Definition at line 902 of file core\_cm4.h.

6.71.2.55 #define DWT\_FUNCTION\_FUNCTION\_Msk (0xFUL << DWT\_FUNCTION\_FUNCTION\_Pos)

DWT FUNCTION: FUNCTION Mask

Definition at line 906 of file core\_cm4.h.

6.71.2.56 #define DWT\_FUNCTION\_FUNCTION\_Pos 0

DWT FUNCTION: FUNCTION Position Definition at line 905 of file core\_cm4.h.

6.71.2.57 #define DWT\_FUNCTION\_LNK1ENA\_Msk (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)

DWT FUNCTION: LNK1ENA Mask

Definition at line 894 of file core\_cm4.h.

6.71.2.58 #define DWT\_FUNCTION\_LNK1ENA\_Pos 9

DWT FUNCTION: LNK1ENA Position
Definition at line 893 of file core\_cm4.h.

6.71.2.59 #define DWT\_FUNCTION\_MATCHED\_Msk (0x1UL << DWT\_FUNCTION\_MATCHED\_Pos)

**DWT FUNCTION: MATCHED Mask** 

Definition at line 882 of file core\_cm4.h.

6.71.2.60 #define DWT\_FUNCTION\_MATCHED\_Pos 24

DWT FUNCTION: MATCHED Position
Definition at line 881 of file core\_cm4.h.

6.71.2.61 #define DWT\_LSUCNT\_LSUCNT\_Msk (0xFFUL << DWT\_LSUCNT\_LSUCNT\_Pos)

**DWT LSUCNT: LSUCNT Mask** 

Definition at line 870 of file core\_cm4.h.

6.71.2.62 #define DWT\_LSUCNT\_LSUCNT\_Pos 0

**DWT LSUCNT: LSUCNT Position** 

Definition at line 869 of file core\_cm4.h.

6.71.2.63 #define DWT\_MASK\_MASK\_Msk (0x1FUL << DWT\_MASK\_MASK\_Pos)

DWT MASK: MASK Mask

Definition at line 878 of file core\_cm4.h.

6.71.2.64 #define DWT\_MASK\_MASK\_Pos 0

DWT MASK: MASK Position

Definition at line 877 of file core\_cm4.h.

6.71.2.65 #define DWT\_SLEEPCNT\_SLEEPCNT\_Msk (0xFFUL << DWT\_SLEEPCNT\_SLEEPCNT\_Pos)

**DWT SLEEPCNT: SLEEPCNT Mask** 

Definition at line 866 of file core\_cm4.h.

6.71.2.66 #define DWT\_SLEEPCNT\_SLEEPCNT\_Pos 0

DWT SLEEPCNT: SLEEPCNT Position
Definition at line 865 of file core\_cm4.h.

# 6.72 Defines and Type Definitions

# 6.72.1 Detailed Description

Type definitions and defines for Cortex-M processor based devices.

# **Modules**

• Core Debug Registers (CoreDebug)

Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor. Therefore they are not covered by the Cortex-M0 header file.

Core Definitions

Definitions for base addresses, unions, and structures.

· Data Watchpoint and Trace (DWT)

Type definitions for the Data Watchpoint and Trace (DWT)

Instrumentation Trace Macrocell (ITM)

Type definitions for the Instrumentation Trace Macrocell (ITM)

Nested Vectored Interrupt Controller (NVIC)

Type definitions for the NVIC Registers.

· Status and Control Registers

Core Register type definitions.

· System Control Block (SCB)

Type definitions for the System Control Block Registers.

• System Controls not in SCB (SCnSCB)

Type definitions for the System Control and ID Register not in the SCB.

System Tick Timer (SysTick)

Type definitions for the System Timer Registers.

• Trace Port Interface (TPI)

Type definitions for the Trace Port Interface (TPI)

# 6.73 Functions and Instructions Reference

# 6.73.1 Detailed Description

# **Modules**

- CMSIS Core Register Access Functions
- ITM Functions

Functions that access the ITM debug interface.

NVIC Functions

Functions that manage interrupts and exceptions via the NVIC.

SysTick Functions

Functions that configure the System.

# 6.74 IAR EWARM support in LPCOpen

IAR Embedded Workbench for ARM

# 6.75 ITM Functions

# 6.75.1 Detailed Description

Functions that access the ITM debug interface.

### **Macros**

#define ITM RXBUFFER EMPTY 0x5AA55AA5

### **Functions**

```
    __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
        ITM Send Character.
    __STATIC_INLINE int32_t ITM_ReceiveChar (void)
        ITM Receive Character.
```

\_\_STATIC\_INLINE int32\_t ITM\_CheckChar (void)
 ITM Check Character.

### **Variables**

• volatile int32\_t ITM\_RxBuffer

## 6.75.2 Macro Definition Documentation

```
6.75.2.1 #define ITM_RXBUFFER_EMPTY 0x5AA55AA5
```

Value identifying ITM RxBuffer is ready for next character.

Definition at line 1704 of file core\_cm4.h.

## 6.75.3 Function Documentation

```
6.75.3.1 __STATIC_INLINE int32_t ITM_CheckChar (void )
```

ITM Check Character.

The function checks whether a character is pending for reading in the variable ITM\_RxBuffer.

# Returns

```
0 No character available.
```

1 Character available.

Definition at line 1755 of file core\_cm4.h.

```
6.75.3.2 __STATIC_INLINE int32_t ITM_ReceiveChar ( void )
```

ITM Receive Character.

The function inputs a character via the external variable ITM\_RxBuffer.

6.75 ITM Functions 465

### Returns

Received character.

-1 No character pending.

Definition at line 1736 of file core\_cm4.h.

6.75.3.3 \_\_STATIC\_INLINE uint32\_t ITM\_SendChar ( uint32\_t ch )

ITM Send Character.

The function transmits a character via the ITM channel 0, and

- Just returns when no debugger is connected that has booked the output.
- Is blocking when a debugger is connected, but the previous character sent has not been transmitted.

### **Parameters**

in	ch	Character to transmit.
----	----	------------------------

### Returns

Character to transmit.

Definition at line 1717 of file core\_cm4.h.

6.75.4 Variable Documentation

6.75.4.1 volatile int32\_t ITM\_RxBuffer

External variable to receive characters.

# 6.76 Instrumentation Trace Macrocell (ITM)

# 6.76.1 Detailed Description

Type definitions for the Instrumentation Trace Macrocell (ITM)

### **Data Structures**

struct ITM Type

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

#### **Macros**

- #define ITM TPR PRIVMASK Pos 0
- #define ITM\_TPR\_PRIVMASK\_Msk (0xFUL << ITM\_TPR\_PRIVMASK\_Pos)</li>
- #define ITM\_TCR\_BUSY\_Pos 23
- #define ITM TCR BUSY Msk (1UL << ITM TCR BUSY Pos)</li>
- #define ITM\_TCR\_TraceBusID\_Pos 16
- #define ITM\_TCR\_TraceBusID\_Msk (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)</li>
- #define ITM\_TCR\_GTSFREQ\_Pos 10
- #define ITM\_TCR\_GTSFREQ\_Msk (3UL << ITM\_TCR\_GTSFREQ\_Pos)
- #define ITM\_TCR\_TSPrescale\_Pos 8
- #define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)</li>
- #define ITM\_TCR\_SWOENA\_Pos 4
- #define ITM TCR SWOENA Msk (1UL << ITM TCR SWOENA Pos)</li>
- #define ITM\_TCR\_DWTENA\_Pos 3
- #define ITM\_TCR\_DWTENA\_Msk (1UL << ITM\_TCR\_DWTENA\_Pos)</li>
- #define ITM TCR SYNCENA Pos 2
- #define ITM\_TCR\_SYNCENA\_Msk (1UL << ITM\_TCR\_SYNCENA\_Pos)</li>
- #define ITM TCR TSENA Pos 1
- #define ITM\_TCR\_TSENA\_Msk (1UL << ITM\_TCR\_TSENA\_Pos)</li>
- #define ITM\_TCR\_ITMENA\_Pos 0
- #define ITM TCR ITMENA Msk (1UL << ITM TCR ITMENA Pos)</li>
- #define ITM\_IWR\_ATVALIDM\_Pos 0
- #define ITM\_IWR\_ATVALIDM\_Msk (1UL << ITM\_IWR\_ATVALIDM\_Pos)</li>
- #define ITM\_IRR\_ATREADYM\_Pos 0
- #define ITM\_IRR\_ATREADYM\_Msk (1UL << ITM\_IRR\_ATREADYM\_Pos)</li>
- #define ITM\_IMCR\_INTEGRATION\_Pos 0
- #define ITM\_IMCR\_INTEGRATION\_Msk (1UL << ITM\_IMCR\_INTEGRATION\_Pos)
- #define ITM\_LSR\_ByteAcc\_Pos 2
- #define ITM\_LSR\_ByteAcc\_Msk (1UL << ITM\_LSR\_ByteAcc\_Pos)</li>
- #define ITM\_LSR\_Access\_Pos 1
- #define ITM\_LSR\_Access\_Msk (1UL << ITM\_LSR\_Access\_Pos)</li>
- #define ITM LSR Present Pos 0
- #define ITM\_LSR\_Present\_Msk (1UL << ITM\_LSR\_Present\_Pos)</li>

# 6.76.2 Macro Definition Documentation

6.76.2.1 #define ITM\_IMCR\_INTEGRATION\_Msk (1UL << ITM\_IMCR\_INTEGRATION\_Pos)

ITM IMCR: INTEGRATION Mask

Definition at line 751 of file core\_cm4.h.

6.76.2.2 #define ITM\_IMCR\_INTEGRATION\_Pos 0

ITM IMCR: INTEGRATION Position

Definition at line 750 of file core\_cm4.h.

6.76.2.3 #define ITM\_IRR\_ATREADYM\_Msk (1UL << ITM\_IRR\_ATREADYM\_Pos)

ITM IRR: ATREADYM Mask

Definition at line 747 of file core\_cm4.h.

6.76.2.4 #define ITM\_IRR\_ATREADYM\_Pos 0

ITM IRR: ATREADYM Position

Definition at line 746 of file core\_cm4.h.

6.76.2.5 #define ITM\_IWR\_ATVALIDM\_Msk (1UL << ITM\_IWR\_ATVALIDM\_Pos)

ITM IWR: ATVALIDM Mask

Definition at line 743 of file core\_cm4.h.

6.76.2.6 #define ITM\_IWR\_ATVALIDM\_Pos 0

ITM IWR: ATVALIDM Position

Definition at line 742 of file core\_cm4.h.

6.76.2.7 #define ITM\_LSR\_Access\_Msk (1UL << ITM\_LSR\_Access\_Pos)

ITM LSR: Access Mask

Definition at line 758 of file core\_cm4.h.

6.76.2.8 #define ITM\_LSR\_Access\_Pos 1

ITM LSR: Access Position

Definition at line 757 of file core\_cm4.h.

6.76.2.9 #define ITM\_LSR\_ByteAcc\_Msk (1UL << ITM\_LSR\_ByteAcc\_Pos)

ITM LSR: ByteAcc Mask

Definition at line 755 of file core\_cm4.h.

6.76.2.10 #define ITM\_LSR\_ByteAcc\_Pos 2

ITM LSR: ByteAcc Position

Definition at line 754 of file core\_cm4.h.

6.76.2.11 #define ITM\_LSR\_Present\_Msk (1UL << ITM\_LSR\_Present\_Pos)

ITM LSR: Present Mask

Definition at line 761 of file core cm4.h.

6.76.2.12 #define ITM\_LSR\_Present\_Pos 0

ITM LSR: Present Position

Definition at line 760 of file core cm4.h.

6.76.2.13 #define ITM\_TCR\_BUSY\_Msk (1UL << ITM\_TCR\_BUSY\_Pos)

ITM TCR: BUSY Mask

Definition at line 715 of file core\_cm4.h.

6.76.2.14 #define ITM\_TCR\_BUSY\_Pos 23

ITM TCR: BUSY Position

Definition at line 714 of file core\_cm4.h.

6.76.2.15 #define ITM\_TCR\_DWTENA\_Msk (1UL << ITM\_TCR\_DWTENA\_Pos)

ITM TCR: DWTENA Mask

Definition at line 730 of file core\_cm4.h.

6.76.2.16 #define ITM\_TCR\_DWTENA\_Pos 3

ITM TCR: DWTENA Position

Definition at line 729 of file core\_cm4.h.

 $6.76.2.17 \quad \hbox{\#define ITM\_TCR\_GTSFREQ\_Msk (3UL} << \hbox{ITM\_TCR\_GTSFREQ\_Pos)}$ 

ITM TCR: Global timestamp frequency Mask

Definition at line 721 of file core\_cm4.h.

6.76.2.18 #define ITM\_TCR\_GTSFREQ\_Pos 10

ITM TCR: Global timestamp frequency Position

Definition at line 720 of file core\_cm4.h.

6.76.2.19 #define ITM\_TCR\_ITMENA\_Msk (1UL << ITM\_TCR\_ITMENA\_Pos)

ITM TCR: ITM Enable bit Mask

Definition at line 739 of file core\_cm4.h.

6.76.2.20 #define ITM\_TCR\_ITMENA\_Pos 0

ITM TCR: ITM Enable bit Position

Definition at line 738 of file core\_cm4.h.

6.76.2.21 #define ITM\_TCR\_SWOENA\_Msk (1UL << ITM\_TCR\_SWOENA\_Pos)

ITM TCR: SWOENA Mask

Definition at line 727 of file core\_cm4.h.

6.76.2.22 #define ITM\_TCR\_SWOENA\_Pos 4

ITM TCR: SWOENA Position

Definition at line 726 of file core\_cm4.h.

6.76.2.23 #define ITM\_TCR\_SYNCENA\_Msk (1UL << ITM\_TCR\_SYNCENA\_Pos)

ITM TCR: SYNCENA Mask

Definition at line 733 of file core\_cm4.h.

6.76.2.24 #define ITM\_TCR\_SYNCENA\_Pos 2

ITM TCR: SYNCENA Position

Definition at line 732 of file core\_cm4.h.

 $6.76.2.25 \quad \text{\#define ITM\_TCR\_TraceBusID\_Msk} \ (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)$ 

ITM TCR: ATBID Mask

Definition at line 718 of file core\_cm4.h.

6.76.2.26 #define ITM\_TCR\_TraceBusID\_Pos 16

ITM TCR: ATBID Position

Definition at line 717 of file core\_cm4.h.

6.76.2.27 #define ITM\_TCR\_TSENA\_Msk (1UL << ITM\_TCR\_TSENA\_Pos)

ITM TCR: TSENA Mask

Definition at line 736 of file core\_cm4.h.

6.76.2.28 #define ITM\_TCR\_TSENA\_Pos 1

ITM TCR: TSENA Position

Definition at line 735 of file core\_cm4.h.

6.76.2.29 #define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)

ITM TCR: TSPrescale Mask

Definition at line 724 of file core\_cm4.h.

6.76.2.30 #define ITM\_TCR\_TSPrescale\_Pos 8

ITM TCR: TSPrescale Position

Definition at line 723 of file core\_cm4.h.

 $6.76.2.31 \quad \text{\#define ITM\_TPR\_PRIVMASK\_Msk (0xFUL} << \text{ITM\_TPR\_PRIVMASK\_Pos)}$ 

ITM TPR: PRIVMASK Mask

Definition at line 711 of file core\_cm4.h.

6.76.2.32 #define ITM\_TPR\_PRIVMASK\_Pos 0

ITM TPR: PRIVMASK Position

Definition at line 710 of file core\_cm4.h.

# 6.77 Keil uVision support in LPCOpen

MDK-ARM Microcontroller Development Kit (uVision4)

# 6.78 LPC Public Macros

# 6.78.1 Detailed Description

#### **Macros**

- #define BIT(n) (1 << (n))
- #define \_SBF(f, v) ((v) << (f))
- #define \_BITMASK(field\_width) ( \_BIT(field\_width) 1)
- #define NULL ((void \*) 0)
- #define NELEMENTS(array) (sizeof(array) / sizeof(array[0]))
- #define STATIC static
- #define EXTERN extern
- #define MAX(a, b) (((a) > (b)) ? (a) : (b))
- #define MIN(a, b) (((a) < (b)) ? (a) : (b))

#### 6.78.2 Macro Definition Documentation

```
6.78.2.1 #define _BIT( n ) (1 << (n))
```

Definition at line 104 of file lpc\_types.h.

```
6.78.2.2 #define _BITMASK( field_width ) ( _BIT(field_width) - 1)
```

Definition at line 129 of file lpc\_types.h.

```
6.78.2.3 #define \_SBF( f, v ) ((v) << (f))
```

Definition at line 112 of file lpc\_types.h.

6.78.2.4 #define EXTERN extern

Definition at line 142 of file lpc\_types.h.

```
6.78.2.5 #define MAX( a, b) (((a) > (b)) ? (a) : (b))
```

Definition at line 145 of file lpc\_types.h.

6.78.2.6 #define MIN( a, b) (((a) < (b))? (a): (b))

Definition at line 148 of file lpc\_types.h.

6.78.2.7 #define NELEMENTS( array ) (sizeof(array) / sizeof(array[0]))

Definition at line 137 of file lpc\_types.h.

6.78.2.8 #define NULL ((void \*) 0)

Definition at line 133 of file lpc\_types.h.

6.78 LPC Public Macros 473

6.78.2.9 #define STATIC static

Definition at line 140 of file lpc\_types.h.

#### 6.79 **LPC Public Types**

#### 6.79.1 **Detailed Description**

#### **Macros**

```
#define PARAM_SETSTATE(State) ((State == RESET) || (State == SET))
• #define PARAM_FUNCTIONALSTATE(State) ((State == DISABLE) || (State == ENABLE))
```

- #define INLINE inline
- #define ALIGN(x) \_\_attribute\_\_ ((aligned(x)))
- #define WEAK \_\_attribute\_\_((weak))

### **Typedefs**

- · typedef enum FlagStatus IntStatus
- · typedef enum FlagStatus SetState
- typedef void(\* PFV) ()
- typedef int32\_t(\* PFI) ()
- · typedef char CHAR
- typedef uint8\_t UNS\_8
- typedef int8\_t INT\_8
- typedef uint16\_t UNS\_16
- typedef int16\_t INT\_16
- typedef uint32\_t UNS\_32
- typedef int32 t INT 32
- typedef int64 t INT 64
- typedef uint64\_t UNS\_64
- typedef bool BOOL\_32
- typedef bool BOOL 16
- typedef bool BOOL\_8

### **Enumerations**

```
enum Bool { FALSE = 0, TRUE = !FALSE }
     Boolean Type definition.
```

enum FlagStatus { RESET = 0, SET = !RESET }

Boolean Type definition.

enum FunctionalState { DISABLE = 0, ENABLE = !DISABLE }

Functional State Definition.

- enum Status { ERROR = 0, SUCCESS = !ERROR }
- enum TRANSFER\_BLOCK\_T { NONE\_BLOCKING = 0, BLOCKING }

#### 6.79.2 **Macro Definition Documentation**

```
#define ALIGN( x ) __attribute__ ((aligned(x)))
```

Definition at line 213 of file lpc\_types.h.

6.79.2.2 #define INLINE inline

Definition at line 205 of file lpc\_types.h.

6.79.2.3 #define PARAM\_FUNCTIONALSTATE( State ) ((State == DISABLE) || (State == ENABLE))

Definition at line 69 of file lpc\_types.h.

6.79.2.4 #define PARAM\_SETSTATE( State ) ((State == RESET) || (State == SET))

Definition at line 63 of file lpc\_types.h.

6.79.2.5 #define WEAK \_\_attribute\_\_((weak))

Definition at line 214 of file lpc\_types.h.

6.79.3 Typedef Documentation

6.79.3.1 typedef bool BOOL\_16

16 bit boolean type

Definition at line 196 of file lpc\_types.h.

6.79.3.2 typedef bool BOOL\_32

32 bit boolean type

Definition at line 193 of file lpc\_types.h.

6.79.3.3 typedef bool BOOL\_8

8 bit boolean type

Definition at line 199 of file lpc\_types.h.

6.79.3.4 typedef char CHAR

LPC type for character type

Definition at line 161 of file lpc\_types.h.

6.79.3.5 typedef int16\_t INT\_16

LPC type for 16 bit signed value

Definition at line 173 of file lpc\_types.h.

6.79.3.6 typedef int32\_t INT\_32

LPC type for 32 bit signed value

Definition at line 179 of file lpc\_types.h.

6.79.3.7 typedef int64\_t INT\_64

LPC type for 64 bit signed value

Definition at line 182 of file lpc\_types.h.

6.79.3.8 typedef int8\_t INT\_8

LPC type for 8 bit signed value

Definition at line 167 of file lpc\_types.h.

6.79.3.9 typedef enum FlagStatus IntStatus

6.79.3.10 typedef int32\_t(\* PFI) ()

Pointer to Function returning int32\_t (any number of parameters)

Definition at line 88 of file lpc\_types.h.

6.79.3.11 typedef void(\* PFV) ()

Pointer to Function returning Void (any number of parameters)

Definition at line 85 of file lpc\_types.h.

6.79.3.12 typedef enum FlagStatus SetState

6.79.3.13 typedef uint16\_t UNS\_16

LPC type for 16 bit unsigned value

Definition at line 170 of file lpc\_types.h.

6.79.3.14 typedef uint32\_t UNS\_32

LPC type for 32 bit unsigned value

Definition at line 176 of file lpc\_types.h.

6.79.3.15 typedef uint64\_t UNS\_64

LPC type for 64 bit unsigned value

Definition at line 185 of file lpc\_types.h.

6.79.3.16 typedef uint8\_t UNS\_8

LPC type for 8 bit unsigned value

Definition at line 164 of file lpc\_types.h.

6.79.4 Enumeration Type Documentation

6.79.4.1 enum Bool

Boolean Type definition.

Enumerator

**FALSE** 

TRUE

Definition at line 50 of file lpc\_types.h.

6.79.4.2 enum FlagStatus

Boolean Type definition.

Flag Status and Interrupt Flag Status type definition

Enumerator

RESET

**SET** 

Definition at line 62 of file lpc\_types.h.

6.79.4.3 enum FunctionalState

Functional State Definition.

Enumerator

DISABLE

**ENABLE** 

Definition at line 68 of file lpc\_types.h.

6.79.4.4 enum Status

@ Status type definition

**Enumerator** 

**ERROR** 

**SUCCESS** 

Definition at line 74 of file lpc\_types.h.

6.79.4.5 enum TRANSFER\_BLOCK\_T

Read/Write transfer type mode (Block or non-block)

Enumerator

**NONE\_BLOCKING** None Blocking type **BLOCKING** Blocking type

Definition at line 79 of file lpc\_types.h.

## 6.80 LPC5411X multi-core use in LPCOpen

The LPC5411x device family has both a Cortex M4F and a Cortex M0+ CPU core that can execute applications simultaneously and signal events and status to the other core via the mailbox peripheral. One core is configured as the system master - usually the M4F core, while the other core is configured as the system slave. On system reset, the master core boots to FLASH at address 0x00000000, while the slave core sleeps until it is restarted by the master core. When the slave core is next reset by the master core application, it boots into the startup code at address 0x00000000. Because both the M4F and M0 cores boot into the same FLASH address, the startup code must work correctly on both cores. The LPCOpen startup code that boots in FLASH is written using CM0+ instructions only and works on both CM4F and CM0+ cores.

#### LPC5411x master and slave core boot processes

Either core can be the master or slave core depending on the configuration of your device (part number). In some parts, only one core may be available (single core).

On system reset, both cores boot into the code at address 0x00000000 at the same time. For this initial boot after reset, ROM is mapped to address 0x000000000. The ROM code will eventually remap FLASH to address 0x000000000, boot the master core in FLASH address 0x00000000, and idle the slave core in ROM using the 'Wait For Interrupt' (WFI) instruction. The slave will remain in the WFI state until reset by the master core.

#### LPCOpen startup code

LPCOpen startup code placed at FLASH address 0x00000000 is used for both the master and slave core. The startup code, when run on the master core, will start the execution of the application immediately - usually System Init() and then main(). The startup code, when run on the slave core, will look at the special execution and stack address provided by the master core. If the execution address is non-0x0, the stack address will be loaded from the value provided by the master core and then execution will be handed off to the address provided by he master core. If the execution address is 0x0, the slave code will sleep via WFI in the startup code in FLASH.

The core type - either M4F or M0+ - and the master or slave configuration can be determined at run-time for an application using the following functions:

```
* @brief Determinc which MCU this code is running on
      \star @return true if executing on the CM4, or false if executing on the CM0+
bool Chip_CPU_IsM4Core(void);
     \star @brief Determine if this core is a slave or master
      \star @return true if this MCU is operating as the master, or false if operating as a slave
bool Chip_CPU_IsMasterCore(void);
 @endverbtaim
      \star The slave core can be reset and booted with a custom execution and stack
      * address with the following functions:<br>
@verbatim
    * @brief Setup M0+ boot and reset M0+ core
      \star @param coentry : Pointer to boot entry point for M0+ core
      \star @param costackptr : Pointer to where stack should be located for M0+ core
      * @return Nothing
      \star @note Will setup boot stack and entry point, enable M0+ clock and then
      * reset M0+ core.
 void Chip_CPU_CM0Boot(uint32_t *coentry, uint32_t *costackptr);
     * @brief Setup M4 boot and reset M4 core
      \star @param coentry % \left( 1\right) =\left( 1\right) +\left( 1\right) =\left( 1\right) +\left( 1\right) +\left( 1\right) +\left( 1\right) =\left( 1\right) +\left( 1\right) 
      \star @param costackptr : Pointer to where stack should be located for M4 core
      * @return Nothing
      \star @note Will setup boot stack and entry point, enable M4 clock and then
      * reset M0+ core.
```

```
*/
void Chip_CPU_CM4Boot(uint32_t *coentry, uint32_t *costackptr);
```

#### Special notes:

Do not use the core boot functions to boot the same core the function is running on - it will not work! All of the multi-core support functions are part of the powerlib library.

The example code below safely boots the M0+ core from the M4F core, but can be executed on both cores safely.

```
/* Do not boot if on slave core */
if (Chip_CPU_IsMasterCore() == true) {
  /* Boot 'other' core, whichever is the slave */
if (Chip_CPU_IsM4Core()) {
  /* This is M4 and master, so boot M0+ */
  Chip_CPU_CM0Boot(bootAddr, stackAddr);
  }
}
```

### Debugger settings for IAR Embedded Workbench and Keil ARM MDK

The images below show the necessary settings to debug the images in the M4F and M0+ cores. *LPCXpresso is not shown, but provides integrated support in the tool for both cores.* 

Debugger settings for both cores are almost exactly the same except for the CPU number for the target. Keil refers to this selection as "AP" in the CMSIS-DAP debugger dialog, while IAR uses "CPU number on target" on it's CMSIS-DAP selection dialog. The name and description of this option may vary between tool chains and debuggers. The M4F core should use a value of '0', while the M0+ core should use a value of '1'.

#### IAR Embedded Workbench Cortex M4F debugger settings

The image below shows the debugger setup specific to CMSIS-DAP and the M4F core. Other debuggers setup in IAR are similar.

#### IAR Embedded Workbench Cortex M0+ debugger settings

The image below shows the debugger setup specific to CMSIS-DAP and the M0+ core. Other debuggers setup in IAR are similar.

#### Keil ARM MDK Cortex M4F debugger settings

The image below shows the debugger setup specific to CMSIS-DAP and the M4F core. Other debuggers setup in Keil are similar.

### Keil ARM MDK Cortex M0+ debugger settings

The image below shows the debugger setup specific to CMSIS-DAP and the M0+ core. Other debuggers setup in Keil are similar.

### 6.81 LPC5411x Chip specific drivers

### 6.81.1 Detailed Description

#### **Modules**

- CHIP: LPC5411X A/D conversion driver
- CHIP: LPC5410x family CMSIS include files
- CHIP: LPC5411X 32-bit Timer driver
- CHIP: LPC5411X CPU multi-core support driver
- CHIP: LPC5411X Clock Driver
- CHIP: LPC5411X Cyclic Redundancy Check Engine driver
- CHIP: LPC5411X DMA Engine driver (legacy)
- CHIP: LPC5411X DMA Service driver
- CHIP: LPC5411X DMIC driver
- CHIP: LPC5411X Enhanced boot block support
- CHIP: LPC5411X GPIO driver
- · CHIP: LPC5411X GPIO group driver
- · CHIP: LPC5411X IOCON register block and driver
- · CHIP: LPC5411X Input Mux Registers and Driver
- CHIP: LPC5411X Mailbox M4/M0+ driver
- · CHIP: LPC5411X Micro Tick driver
- CHIP: LPC5411X Multi-Rate Timer driver
- CHIP: LPC5411X PLL Driver
- CHIP: LPC5411X Peripheral addresses and register set declarations
- · CHIP: LPC5411X Pin Interrupt and Pattern Match driver
- CHIP: LPC5411X Power LIBRARY functions
- CHIP: LPC5411X Power Management declarations and functions
- CHIP: LPC5411X ROM API declarations and functions
- CHIP: LPC5411X Real Time clock
- CHIP: LPC5411X SPI driver
- CHIP: LPC5411X State Configurable Timer PWM driver
- CHIP: LPC5411X State Configurable Timer driver
- · CHIP: LPC5411X System and Control Driver
- CHIP: LPC5411X UART Driver
- · CHIP: LPC5411X Windowed Watchdog driver
- CHIP: LPC5411X flexcomm API
- CHIP: LPC5411X support functions
- CHIP: LPC5411x Chip driver build time options
- CHIP: LPC5411x I2C driver
- LPC5411X multi-core use in LPCOpen

### 6.82 LPCOpen download and installation information

### 6.82.1 Detailed Description

#### LPCOpen source and projects package

The LPCOpen platform source and project packages are released as a ZIP files targeted for specific platforms and toolchains. The latest version of the LPCopen package can be download at:

LPCOpen software package page on LPCware.com

#### LPCOpen software API documentation

The LPCOpen software API documentation package consists of descriptions of examples and software driver APIs. The LPCOpen LPCOpen software API documentation packages are available online as a separate downloadable ZIP file that is not part of the LPCOpen source and projects package.

LPCOpen documentation package page on LPCware.com

#### **LPCOpen installation - PLEASE READ THIS!**

FIXME - need install insts for flat releases and LPCXpresso releases - covered by QS guides? Installing LPCOpen is simple! Just unzip the LPCOpen ZIP file somewhere on your host system!

All projects and examples are path relative and will automatically adapt to where the files are installed.

It is VERY HIGHLY recommended to install LPCOpen close to the root directory, as the arguments passed to the build tools can be get fairly long and cause environment issues. If you install the LPCopen platform directory too deep in your filesystem, the paths passed as arguments to build programs may exceed the limit for passed arguments.

The recommended installation directory is: c:/LPCOpen

Optional components needed for some LPCOpen examples

emWin download and installation

### LPCOpen release history

LPCOpen versioning and release history

Copyright (C) 2013 NXP Semiconductors. All rights reserved.

### Modules

· emWin download and installation



For history and known issues, please check out the comprehensive version and history page at  $www.LP \leftarrow Cware.com$ 

6.84 NVIC Functions 483

#### 6.84 NVIC Functions

#### 6.84.1 Detailed Description

Functions that manage interrupts and exceptions via the NVIC.

### **Macros**

```
    #define _BIT_SHIFT(IRQn) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
    #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )
    #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )
```

#### **Functions**

```
    __STATIC_INLINE void NVIC_EnableIRQ (IRQn_Type IRQn)
        Enable External Interrupt.
    __STATIC_INLINE void NVIC_DisableIRQ (IRQn_Type IRQn)
        Disable External Interrupt.
    __STATIC_INLINE uint32_t NVIC_GetPendingIRQ (IRQn_Type IRQn)
        Get Pending Interrupt.
    __STATIC_INLINE void NVIC_SetPendingIRQ (IRQn_Type IRQn)
        Set Pending Interrupt.
```

- \_\_STATIC\_INLINE void NVIC\_ClearPendingIRQ (IRQn\_Type IRQn)
   Clear Pending Interrupt.
- \_\_STATIC\_INLINE void NVIC\_SetPriority (IRQn\_Type IRQn, uint32\_t priority)

  Set Interrupt Priority.
- \_\_STATIC\_INLINE uint32\_t NVIC\_GetPriority (IRQn\_Type IRQn)

Get Interrupt Priority.

• \_\_STATIC\_INLINE void NVIC\_SystemReset (void)

System Reset.
 STATIC INLINE void NVIC SetPriorityGrouping (uint32 t PriorityGroup)

Set Priority Grouping.

STATIC INLINE uint32 t NVIC GetPriorityGrouping (void)

\_\_STATIC\_INLINE uint32\_t NVIC\_GetPriorityGrouping (void)

Get Priority Grouping.

\_\_STATIC\_INLINE uint32\_t NVIC\_GetActive (IRQn\_Type IRQn)

Get Active Interrupt.

\_\_STATIC\_INLINE uint32\_t NVIC\_EncodePriority (uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32

\_t SubPriority)

Encode Priority.

• \_\_STATIC\_INLINE void NVIC\_DecodePriority (uint32\_t Priority, uint32\_t PriorityGroup, uint32\_t \*p↔ PreemptPriority, uint32\_t \*p\$ubPriority)

Decode Priority.

#### 6.84.2 Macro Definition Documentation

```
6.84.2.1 #define _BIT_SHIFT( IRQn ) ( (((uint32_t)(IRQn) ) & 0x03) * 8 )
```

Definition at line 615 of file core\_cm0plus.h.

6.84.2.2 #define  $_{IP\_IDX(IRQn)}$ ) ( ((uint32\_t)(IRQn) >> 2) )

Definition at line 617 of file core\_cm0plus.h.

6.84.2.3 #define  $\_SHP\_IDX(IRQn) (((((uint32_t)(IRQn) & 0x0F)-8) >> 2))$ 

Definition at line 616 of file core cm0plus.h.

#### 6.84.3 Function Documentation

6.84.3.1 \_\_STATIC\_INLINE void NVIC\_ClearPendingIRQ ( IRQn\_Type IRQn )

Clear Pending Interrupt.

The function clears the pending bit of an external interrupt.

#### **Parameters**

in	IRQn	External interrupt number. Value cannot be negative.
----	------	--

Definition at line 678 of file core\_cm0plus.h.

6.84.3.2 \_\_STATIC\_INLINE void NVIC\_DecodePriority ( uint32\_t *Priority*, uint32\_t \* *pPreemptPriority*, uint32\_t \* *pSubPriority* )

Decode Priority.

The function decodes an interrupt priority value with a given priority group to preemptive priority value and subpriority value. In case of a conflict between priority grouping and available priority bits (\_\_NVIC\_PRIO\_BITS) the samllest possible priority group is set.

#### **Parameters**

in	Priority	Priority value, which can be retrieved with the function NVIC_GetPriority().
in	PriorityGroup	Used priority group.
out	pPreemptPriority	Preemptive priority value (starting from 0).
out	pSubPriority	Subpriority value (starting from 0).

Definition at line 1620 of file core\_cm4.h.

6.84.3.3 \_\_STATIC\_INLINE void NVIC\_DisableIRQ ( IRQn\_Type IRQn )

Disable External Interrupt.

The function disables a device-specific interrupt in the NVIC interrupt controller.

#### **Parameters**

in	IRQn	External interrupt number. Value cannot be negative.
----	------	--

Definition at line 638 of file core\_cm0plus.h.

6.84.3.4 \_\_STATIC\_INLINE void NVIC\_EnableIRQ ( IRQn\_Type IRQn )

Enable External Interrupt.

The function enables a device-specific interrupt in the NVIC interrupt controller.

6.84 NVIC Functions 485

#### **Parameters**

in	IRQn	External interrupt number. Value cannot be negative.

Definition at line 626 of file core\_cm0plus.h.

6.84.3.5 \_\_STATIC\_INLINE uint32\_t NVIC\_EncodePriority ( uint32\_t PriorityGroup, uint32\_t PreemptPriority, uint32\_t SubPriority )

### Encode Priority.

The function encodes the priority for an interrupt with the given priority group, preemptive priority value, and subpriority value. In case of a conflict between priority grouping and available priority bits (\_\_NVIC\_PRIO\_BITS), the samllest possible priority group is set.

#### **Parameters**

in	PriorityGroup	Used priority group.
in	PreemptPriority	Preemptive priority value (starting from 0).
in	SubPriority	Subpriority value (starting from 0).

#### Returns

Encoded priority. Value can be used in the function NVIC\_SetPriority().

Definition at line 1592 of file core\_cm4.h.

6.84.3.6 \_\_STATIC\_INLINE uint32\_t NVIC\_GetActive ( IRQn\_Type IRQn )

Get Active Interrupt.

The function reads the active register in NVIC and returns the active bit.

#### **Parameters**

in	IRQn	Interrupt number.
----	------	-------------------

### Returns

0 Interrupt status is not active.

1 Interrupt status is active.

Definition at line 1535 of file core\_cm4.h.

6.84.3.7 \_\_STATIC\_INLINE uint32\_t NVIC\_GetPendingIRQ ( IRQn\_Type IRQn )

Get Pending Interrupt.

The function reads the pending register in the NVIC and returns the pending bit for the specified interrupt.

### **Parameters**

in	IRQn	Interrupt number.
----	------	-------------------

#### Returns

0 Interrupt status is not pending.

1 Interrupt status is pending.

Definition at line 654 of file core\_cm0plus.h.

6.84.3.8 \_\_STATIC\_INLINE uint32\_t NVIC\_GetPriority ( IRQn\_Type IRQn )

Get Interrupt Priority.

The function reads the priority of an interrupt. The interrupt number can be positive to specify an external (device specific) interrupt, or negative to specify an internal (core) interrupt.

#### **Parameters**

in	IRQn	Interrupt number.

#### Returns

Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.

Definition at line 715 of file core\_cm0plus.h.

6.84.3.9 \_\_STATIC\_INLINE uint32\_t NVIC\_GetPriorityGrouping ( void )

Get Priority Grouping.

The function reads the priority grouping field from the NVIC Interrupt Controller.

#### Returns

Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).

Definition at line 1455 of file core cm4.h.

6.84.3.10 \_\_STATIC\_INLINE void NVIC\_SetPendingIRQ ( IRQn\_Type IRQn )

Set Pending Interrupt.

The function sets the pending bit of an external interrupt.

#### **Parameters**

in	IRQn	Interrupt number. Value cannot be negative.

Definition at line 666 of file core\_cm0plus.h.

6.84.3.11 \_\_STATIC\_INLINE void NVIC\_SetPriority ( IRQn\_Type IRQn, uint32\_t priority )

Set Interrupt Priority.

The function sets the priority of an interrupt.

Note

The priority cannot be set for every core interrupt.

#### **Parameters**

in	IRQn	Interrupt number.
in	priority	Priority to set.

Definition at line 693 of file core\_cm0plus.h.

6.84 NVIC Functions 487

6.84.3.12 \_\_STATIC\_INLINE void NVIC\_SetPriorityGrouping ( uint32\_t PriorityGroup )

Set Priority Grouping.

The function sets the priority grouping field using the required unlock sequence. The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field. Only values from 0..7 are used. In case of a conflict between priority grouping and available priority bits (\_\_NVIC\_PRIO\_BITS), the smallest possible priority group is set.

#### **Parameters**

Definition at line 1435 of file core\_cm4.h.

6.84.3.13 \_\_STATIC\_INLINE void NVIC\_SystemReset ( void )

System Reset.

The function initiates a system reset request to reset the MCU.

Definition at line 729 of file core\_cm0plus.h.

# 6.85 NXP LPCXpresso LPC54114 LQFP board

#### **Documentation links**

LPCXpresso Boards Overview

### **Board software Support**

**BOARD LPCXPRESSO 54114** 

### Jumper configuration

The recommended jumper configuration for the LPCXpresso LQFP LPC54114 is below:

JP1 open

JP2 shorted on LOC pins (pins 1-2)

P1 open

JP5 open (see CMSIS-DAP/BRIDGE firmware installation)

JP6 open

JP9 on pins 2-3

JP10 shorted

#### Board recovery using the ISP pin

If the board's FLASH can no longer be programmed, the image in FLASH may be corrupt. To recover the board, the board must be reset with the ISP pin held low. To do this, reset and/or program the board with switch SW2 (ISP0) held down. The switch can be released once programming starts.

Copyright (C) 2013 NXP Semiconductors. All rights reserved.

## 6.86 Nested Vectored Interrupt Controller (NVIC)

### 6.86.1 Detailed Description

Type definitions for the NVIC Registers.

### **Data Structures**

struct NVIC\_Type

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

### Macros

- #define NVIC STIR INTID Pos 0
- #define NVIC\_STIR\_INTID\_Msk (0x1FFUL << NVIC\_STIR\_INTID\_Pos)</li>

### 6.86.2 Macro Definition Documentation

6.86.2.1 #define NVIC\_STIR\_INTID\_Msk (0x1FFUL << NVIC\_STIR\_INTID\_Pos)

STIR: INTLINESNUM Mask

Definition at line 355 of file core cm4.h.

6.86.2.2 #define NVIC\_STIR\_INTID\_Pos 0

STIR: INTLINESNUM Position

Definition at line 354 of file core\_cm4.h.

# 6.87 RTOS support code

## 6.87.1 Detailed Description

RTOS support code includes custom drivers or support files for various Real-time operating systems and NXP devices.

### **Modules**

• RTOS: FreeRTOS support code

# 6.88 RTOS: FreeRTOS support code

## 6.88.1 Detailed Description

FreeRTOS an open-source RTOS

### Modules

• Common FreeRTOS functions shared with multiple platforms

# 6.89 Status and Control Registers

### 6.89.1 Detailed Description

Core Register type definitions.

### **Data Structures**

• union APSR\_Type

Union type to access the Application Program Status Register (APSR).

union IPSR\_Type

Union type to access the Interrupt Program Status Register (IPSR).

• union xPSR\_Type

Union type to access the Special-Purpose Program Status Registers (xPSR).

• union CONTROL\_Type

Union type to access the Control Registers (CONTROL).

# 6.90 Supported toolchains in LPCOpen

### 6.90.1 Detailed Description

The LPCOpen platform supports the following toolchains. Not all examples support all toolchains. See the example pages for more information about which toolchains are supported for specific examples.

Quickstart guides can be found online at the LPCOpen quickstart page.

Keil uVision support in LPCOpen IAR EWARM support in LPCOpen Code Red LPCXpresso support in LPCOpen

### **Modules**

- Code Red LPCXpresso support in LPCOpen
- IAR EWARM support in LPCOpen
- Keil uVision support in LPCOpen

# 6.91 SysTick Functions

### 6.91.1 Detailed Description

Functions that configure the System.

### **Functions**

• \_\_STATIC\_INLINE uint32\_t SysTick\_Config (uint32\_t ticks) System Tick Configuration.

### 6.91.2 Function Documentation

6.91.2.1 \_\_STATIC\_INLINE uint32\_t SysTick\_Config ( uint32\_t ticks )

System Tick Configuration.

The function initializes the System Timer and its interrupt, and starts the System Tick Timer. Counter is in free running mode to generate periodic interrupts.

#### **Parameters**

in	ticks	Number of ticks between two interrupts.
----	-------	---

#### Returns

- 0 Function succeeded.
- 1 Function failed.

#### Note

When the variable \_\_\_Vendor\_SysTickConfig is set to 1, then the function SysTick\_Config is not included. In this case, the file *device*.h must contain a vendor-specific implementation of this function.

Definition at line 767 of file core\_cm0plus.h.

### 6.92 System Control Block (SCB)

#### 6.92.1 Detailed Description

Type definitions for the System Control Block Registers.

#### **Data Structures**

struct SCB Type

Structure type to access the System Control Block (SCB).

#### **Macros**

- #define SCB CPUID IMPLEMENTER Pos 24
- #define SCB\_CPUID\_IMPLEMENTER\_Msk (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)
- #define SCB CPUID VARIANT Pos 20
- #define SCB\_CPUID\_VARIANT\_Msk (0xFUL << SCB\_CPUID\_VARIANT\_Pos)</li>
- #define SCB CPUID ARCHITECTURE Pos 16
- #define SCB CPUID ARCHITECTURE Msk (0xFUL << SCB CPUID ARCHITECTURE Pos)</li>
- #define SCB\_CPUID\_PARTNO\_Pos 4
- #define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)</li>
- #define SCB CPUID REVISION Pos 0
- #define SCB CPUID REVISION Msk (0xFUL << SCB CPUID REVISION Pos)
- #define SCB ICSR NMIPENDSET Pos 31
- #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)</li>
- #define SCB ICSR PENDSVSET Pos 28
- #define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)</li>
- #define SCB ICSR PENDSVCLR Pos 27
- #define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)
- #define SCB ICSR PENDSTSET Pos 26
- #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)</li>
- #define SCB\_ICSR\_PENDSTCLR\_Pos 25
- #define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)</li>
- #define SCB\_ICSR\_ISRPREEMPT\_Pos 23
- #define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)
- #define SCB\_ICSR\_ISRPENDING\_Pos 22
- #define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)</li>
- #define SCB\_ICSR\_VECTPENDING\_Pos 12
- #define SCB ICSR VECTPENDING Msk (0x1FFUL << SCB ICSR VECTPENDING Pos)</li>
- #define SCB ICSR VECTACTIVE Pos 0
- #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)
- #define SCB AIRCR VECTKEY Pos 16
- #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16
- #define SCB AIRCR VECTKEYSTAT Msk (0xFFFFUL << SCB AIRCR VECTKEYSTAT Pos)</li>
- #define SCB\_AIRCR\_ENDIANESS\_Pos 15
- #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)</li>
- #define SCB\_AIRCR\_SYSRESETREQ\_Pos 2
- #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</li>
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)
- #define SCB SCR SEVONPEND Pos 4
- #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</li>

```
• #define SCB SCR SLEEPDEEP Pos 2
```

- #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)</li>
- #define SCB\_SCR\_SLEEPONEXIT\_Pos 1
- #define SCB SCR SLEEPONEXIT Msk (1UL << SCB SCR SLEEPONEXIT Pos)</li>
- #define SCB CCR STKALIGN Pos 9
- #define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)</li>
- #define SCB CCR UNALIGN TRP Pos 3
- #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15
- #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)</li>
- #define SCB CPUID IMPLEMENTER Pos 24
- #define SCB CPUID IMPLEMENTER Msk (0xFFUL << SCB CPUID IMPLEMENTER Pos)
- #define SCB\_CPUID\_VARIANT\_Pos 20
- #define SCB CPUID VARIANT Msk (0xFUL << SCB CPUID VARIANT Pos)</li>
- #define SCB\_CPUID\_ARCHITECTURE\_Pos 16
- #define SCB CPUID ARCHITECTURE Msk (0xFUL << SCB CPUID ARCHITECTURE Pos)
- #define SCB CPUID PARTNO Pos 4
- #define SCB CPUID PARTNO Msk (0xFFFUL << SCB CPUID PARTNO Pos)</li>
- #define SCB CPUID REVISION Pos 0
- #define SCB\_CPUID\_REVISION\_Msk (0xFUL << SCB\_CPUID\_REVISION\_Pos)</li>
- #define SCB\_ICSR\_NMIPENDSET\_Pos 31
- #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)
- #define SCB ICSR PENDSVSET Pos 28
- #define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)</li>
- #define SCB ICSR PENDSVCLR Pos 27
- #define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)</li>
- #define SCB\_ICSR\_PENDSTSET\_Pos 26
- #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)</li>
- #define SCB ICSR PENDSTCLR Pos 25
- #define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)</li>
- #define SCB ICSR ISRPREEMPT Pos 23
- #define SCB ICSR ISRPREEMPT Msk (1UL << SCB ICSR ISRPREEMPT Pos)</li>
- #define SCB\_ICSR\_ISRPENDING\_Pos 22
- #define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)</li>
- #define SCB\_ICSR\_VECTPENDING\_Pos 12
- #define SCB\_ICSR\_VECTPENDING\_Msk (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)</li>
- #define SCB\_ICSR\_RETTOBASE\_Pos 11
- #define SCB\_ICSR\_RETTOBASE\_Msk (1UL << SCB\_ICSR\_RETTOBASE\_Pos)</li>
- #define SCB ICSR VECTACTIVE Pos 0
- #define SCB ICSR VECTACTIVE Msk (0x1FFUL << SCB ICSR VECTACTIVE Pos)</li>
- #define SCB VTOR TBLOFF Pos 7
- #define SCB\_VTOR\_TBLOFF\_Msk (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEY\_Pos 16
- #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16
- #define SCB AIRCR VECTKEYSTAT Msk (0xFFFFUL << SCB AIRCR VECTKEYSTAT Pos)</li>
- #define SCB AIRCR ENDIANESS Pos 15
- #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)</li>
- #define SCB\_AIRCR\_PRIGROUP\_Pos 8
- #define SCB\_AIRCR\_PRIGROUP\_Msk (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)</li>
- #define SCB AIRCR SYSRESETREQ Pos 2
- #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</li>
- #define SCB AIRCR VECTCLRACTIVE Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</li>
- #define SCB\_AIRCR\_VECTRESET\_Pos 0

6.92 System Control Block (SCB) #define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)</li> #define SCB\_SCR\_SEVONPEND\_Pos 4 #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</li> #define SCB\_SCR\_SLEEPDEEP\_Pos 2 #define SCB SCR SLEEPDEEP Msk (1UL << SCB SCR SLEEPDEEP Pos)</li> #define SCB\_SCR\_SLEEPONEXIT\_Pos 1 • #define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos) #define SCB\_CCR\_STKALIGN\_Pos 9 #define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)</li> #define SCB CCR BFHFNMIGN Pos 8 • #define SCB\_CCR\_BFHFNMIGN\_Msk (1UL << SCB\_CCR\_BFHFNMIGN\_Pos) #define SCB CCR DIV 0 TRP Pos 4 #define SCB\_CCR\_DIV\_0\_TRP\_Msk (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)</li> #define SCB CCR UNALIGN TRP Pos 3 • #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos) • #define SCB CCR USERSETMPEND Pos 1 #define SCB CCR USERSETMPEND Msk (1UL << SCB CCR USERSETMPEND Pos)</li> #define SCB CCR NONBASETHRDENA Pos 0 #define SCB\_CCR\_NONBASETHRDENA\_Msk (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)</li> #define SCB\_SHCSR\_USGFAULTENA\_Pos 18 #define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)</li> #define SCB\_SHCSR\_BUSFAULTENA\_Pos 17 #define SCB SHCSR BUSFAULTENA Msk (1UL << SCB SHCSR BUSFAULTENA Pos)</li> #define SCB\_SHCSR\_MEMFAULTENA\_Pos 16 #define SCB\_SHCSR\_MEMFAULTENA\_Msk (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)</li> #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15 #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)</li> #define SCB SHCSR BUSFAULTPENDED Pos 14 #define SCB\_SHCSR\_BUSFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)</li> #define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13 #define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)</li> #define SCB SHCSR USGFAULTPENDED Pos 12 #define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)</li> #define SCB SHCSR SYSTICKACT Pos 11 #define SCB SHCSR SYSTICKACT Msk (1UL << SCB SHCSR SYSTICKACT Pos)</li> #define SCB SHCSR PENDSVACT Pos 10 #define SCB\_SHCSR\_PENDSVACT\_Msk (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)</li> #define SCB SHCSR MONITORACT Pos 8 #define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)</li> #define SCB SHCSR SVCALLACT Pos 7 #define SCB SHCSR SVCALLACT Msk (1UL << SCB SHCSR SVCALLACT Pos)</li> #define SCB\_SHCSR\_USGFAULTACT\_Pos 3 • #define SCB\_SHCSR\_USGFAULTACT\_Msk (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos) #define SCB\_SHCSR\_BUSFAULTACT\_Pos 1 #define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)</li> #define SCB SHCSR MEMFAULTACT Pos 0 #define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)</li> #define SCB\_CFSR\_USGFAULTSR\_Pos 16 #define SCB\_CFSR\_USGFAULTSR\_Msk (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)</li> #define SCB\_CFSR\_BUSFAULTSR\_Pos 8

#define SCB CFSR MEMFAULTSR Pos 0

#define SCB HFSR DEBUGEVT Pos 31

#define SCB CFSR BUSFAULTSR Msk (0xFFUL << SCB CFSR BUSFAULTSR Pos)</li>

#define SCB CFSR MEMFAULTSR Msk (0xFFUL << SCB CFSR MEMFAULTSR Pos)</li>

#define SCB\_HFSR\_DEBUGEVT\_Msk (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)</li>

- #define SCB\_HFSR\_FORCED\_Pos 30
- #define SCB\_HFSR\_FORCED\_Msk (1UL << SCB\_HFSR\_FORCED\_Pos)</li>
- #define SCB HFSR VECTTBL Pos 1
- #define SCB\_HFSR\_VECTTBL\_Msk (1UL << SCB\_HFSR\_VECTTBL\_Pos)
- #define SCB\_DFSR\_EXTERNAL\_Pos 4
- #define SCB\_DFSR\_EXTERNAL\_Msk (1UL << SCB\_DFSR\_EXTERNAL\_Pos)</li>
- #define SCB\_DFSR\_VCATCH\_Pos 3
- #define SCB\_DFSR\_VCATCH\_Msk (1UL << SCB\_DFSR\_VCATCH\_Pos)</li>
- #define SCB DFSR DWTTRAP Pos 2
- #define SCB DFSR DWTTRAP Msk (1UL << SCB DFSR DWTTRAP Pos)</li>
- #define SCB\_DFSR\_BKPT\_Pos 1
- #define SCB DFSR BKPT Msk (1UL << SCB DFSR BKPT Pos)
- #define SCB\_DFSR\_HALTED\_Pos 0
- #define SCB\_DFSR\_HALTED\_Msk (1UL << SCB\_DFSR\_HALTED\_Pos)</li>

#### 6.92.2 Macro Definition Documentation

6.92.2.1 #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)

SCB AIRCR: ENDIANESS Mask

Definition at line 391 of file core\_cm0plus.h.

6.92.2.2 #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)

SCB AIRCR: ENDIANESS Mask

Definition at line 452 of file core\_cm4.h.

6.92.2.3 #define SCB\_AIRCR\_ENDIANESS\_Pos 15

SCB AIRCR: ENDIANESS Position

Definition at line 390 of file core cm0plus.h.

6.92.2.4 #define SCB\_AIRCR\_ENDIANESS\_Pos 15

SCB AIRCR: ENDIANESS Position

Definition at line 451 of file core cm4.h.

 $\hbox{6.92.2.5} \quad \hbox{\#define SCB\_AIRCR\_PRIGROUP\_Msk} \ \hbox{(7UL} << \hbox{SCB\_AIRCR\_PRIGROUP\_Pos)}$ 

SCB AIRCR: PRIGROUP Mask

Definition at line 455 of file core\_cm4.h.

6.92.2.6 #define SCB\_AIRCR\_PRIGROUP\_Pos 8

SCB AIRCR: PRIGROUP Position

Definition at line 454 of file core\_cm4.h.

6.92.2.7 #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)

SCB AIRCR: SYSRESETREQ Mask

Definition at line 394 of file core\_cm0plus.h.

6.92.2.8 #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)

SCB AIRCR: SYSRESETREQ Mask

Definition at line 458 of file core cm4.h.

6.92.2.9 #define SCB\_AIRCR\_SYSRESETREQ\_Pos 2

SCB AIRCR: SYSRESETREQ Position

Definition at line 393 of file core\_cm0plus.h.

6.92.2.10 #define SCB\_AIRCR\_SYSRESETREQ\_Pos 2

SCB AIRCR: SYSRESETREQ Position

Definition at line 457 of file core\_cm4.h.

6.92.2.11 #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)

SCB AIRCR: VECTCLRACTIVE Mask

Definition at line 397 of file core\_cm0plus.h.

 $6.92.2.12 \quad \hbox{\#define SCB\_AIRCR\_VECTCLRACTIVE\_Msk} \ (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos) \\$ 

SCB AIRCR: VECTCLRACTIVE Mask

Definition at line 461 of file core\_cm4.h.

6.92.2.13 #define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1

SCB AIRCR: VECTCLRACTIVE Position

Definition at line 396 of file core\_cm0plus.h.

6.92.2.14 #define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1

SCB AIRCR: VECTCLRACTIVE Position

Definition at line 460 of file core\_cm4.h.

6.92.2.15 #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)

SCB AIRCR: VECTKEY Mask

Definition at line 385 of file core\_cm0plus.h.

6.92.2.16 #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)

SCB AIRCR: VECTKEY Mask

Definition at line 446 of file core cm4.h.

6.92.2.17 #define SCB\_AIRCR\_VECTKEY\_Pos 16

SCB AIRCR: VECTKEY Position

Definition at line 384 of file core\_cm0plus.h.

6.92.2.18 #define SCB\_AIRCR\_VECTKEY\_Pos 16

SCB AIRCR: VECTKEY Position

Definition at line 445 of file core\_cm4.h.

 $6.92.2.19 \quad \text{\#define SCB\_AIRCR\_VECTKEYSTAT\_Msk} \ (0x FFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)$ 

SCB AIRCR: VECTKEYSTAT Mask

Definition at line 388 of file core\_cm0plus.h.

6.92.2.20 #define SCB\_AIRCR\_VECTKEYSTAT\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)

SCB AIRCR: VECTKEYSTAT Mask

Definition at line 449 of file core\_cm4.h.

6.92.2.21 #define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16

SCB AIRCR: VECTKEYSTAT Position

Definition at line 387 of file core\_cm0plus.h.

6.92.2.22 #define SCB\_AIRCR\_VECTKEYSTAT\_Pos 16

SCB AIRCR: VECTKEYSTAT Position

Definition at line 448 of file core\_cm4.h.

6.92.2.23 #define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)

SCB AIRCR: VECTRESET Mask

Definition at line 464 of file core\_cm4.h.

6.92.2.24 #define SCB\_AIRCR\_VECTRESET\_Pos 0

SCB AIRCR: VECTRESET Position

Definition at line 463 of file core\_cm4.h.

6.92.2.25 #define SCB\_CCR\_BFHFNMIGN\_Msk (1UL << SCB\_CCR\_BFHFNMIGN\_Pos)

SCB CCR: BFHFNMIGN Mask

Definition at line 481 of file core\_cm4.h.

6.92.2.26 #define SCB\_CCR\_BFHFNMIGN\_Pos 8

SCB CCR: BFHFNMIGN Position

Definition at line 480 of file core\_cm4.h.

6.92.2.27 #define SCB\_CCR\_DIV\_0\_TRP\_Msk (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)

SCB CCR: DIV\_0\_TRP Mask

Definition at line 484 of file core\_cm4.h.

6.92.2.28 #define SCB\_CCR\_DIV\_0\_TRP\_Pos 4

SCB CCR: DIV\_0\_TRP Position

Definition at line 483 of file core\_cm4.h.

6.92.2.29 #define SCB\_CCR\_NONBASETHRDENA\_Msk (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)

SCB CCR: NONBASETHRDENA Mask

Definition at line 493 of file core\_cm4.h.

6.92.2.30 #define SCB\_CCR\_NONBASETHRDENA\_Pos 0

SCB CCR: NONBASETHRDENA Position

Definition at line 492 of file core\_cm4.h.

 $6.92.2.31 \quad \hbox{\#define SCB\_CCR\_STKALIGN\_Msk (1UL} << \hbox{SCB\_CCR\_STKALIGN\_Pos)}$ 

SCB CCR: STKALIGN Mask

Definition at line 411 of file core\_cm0plus.h.

6.92.2.32 #define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)

SCB CCR: STKALIGN Mask

Definition at line 478 of file core\_cm4.h.

6.92.2.33 #define SCB\_CCR\_STKALIGN\_Pos 9

SCB CCR: STKALIGN Position

Definition at line 410 of file core\_cm0plus.h.

6.92.2.34 #define SCB\_CCR\_STKALIGN\_Pos 9

SCB CCR: STKALIGN Position

Definition at line 477 of file core\_cm4.h.

6.92.2.35 #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)

SCB CCR: UNALIGN\_TRP Mask

Definition at line 414 of file core\_cm0plus.h.

6.92.2.36 #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)

SCB CCR: UNALIGN\_TRP Mask

Definition at line 487 of file core\_cm4.h.

6.92.2.37 #define SCB\_CCR\_UNALIGN\_TRP\_Pos 3

SCB CCR: UNALIGN\_TRP Position

Definition at line 413 of file core\_cm0plus.h.

6.92.2.38 #define SCB\_CCR\_UNALIGN\_TRP\_Pos 3

SCB CCR: UNALIGN\_TRP Position

Definition at line 486 of file core\_cm4.h.

6.92.2.39 #define SCB\_CCR\_USERSETMPEND\_Msk (1UL << SCB\_CCR\_USERSETMPEND\_Pos)

SCB CCR: USERSETMPEND Mask

Definition at line 490 of file core\_cm4.h.

6.92.2.40 #define SCB\_CCR\_USERSETMPEND\_Pos 1

SCB CCR: USERSETMPEND Position

Definition at line 489 of file core\_cm4.h.

 $6.92.2.41 \quad \text{\#define SCB\_CFSR\_BUSFAULTSR\_Msk} \ (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)$ 

SCB CFSR: Bus Fault Status Register Mask

Definition at line 543 of file core\_cm4.h.

6.92.2.42 #define SCB\_CFSR\_BUSFAULTSR\_Pos 8

SCB CFSR: Bus Fault Status Register Position

Definition at line 542 of file core\_cm4.h.

6.92.2.43 #define SCB\_CFSR\_MEMFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)

SCB CFSR: Memory Manage Fault Status Register Mask

Definition at line 546 of file core\_cm4.h.

6.92.2.44 #define SCB\_CFSR\_MEMFAULTSR\_Pos 0

SCB CFSR: Memory Manage Fault Status Register Position

Definition at line 545 of file core\_cm4.h.

6.92.2.45 #define SCB\_CFSR\_USGFAULTSR\_Msk (0xFFFFUL << SCB\_CFSR\_USGFAULTSR\_Pos)

SCB CFSR: Usage Fault Status Register Mask

Definition at line 540 of file core\_cm4.h.

6.92.2.46 #define SCB\_CFSR\_USGFAULTSR\_Pos 16

SCB CFSR: Usage Fault Status Register Position

Definition at line 539 of file core\_cm4.h.

6.92.2.47 #define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)

SCB CPUID: ARCHITECTURE Mask

Definition at line 341 of file core\_cm0plus.h.

6.92.2.48 #define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)

SCB CPUID: ARCHITECTURE Mask

Definition at line 401 of file core\_cm4.h.

6.92.2.49 #define SCB\_CPUID\_ARCHITECTURE\_Pos 16

SCB CPUID: ARCHITECTURE Position

Definition at line 340 of file core\_cm0plus.h.

6.92.2.50 #define SCB\_CPUID\_ARCHITECTURE\_Pos 16

SCB CPUID: ARCHITECTURE Position

Definition at line 400 of file core\_cm4.h.

6.92.2.51 #define SCB\_CPUID\_IMPLEMENTER\_Msk (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)

SCB CPUID: IMPLEMENTER Mask

Definition at line 335 of file core\_cm0plus.h.

6.92.2.52 #define SCB\_CPUID\_IMPLEMENTER\_Msk (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)

SCB CPUID: IMPLEMENTER Mask

Definition at line 395 of file core\_cm4.h.

6.92.2.53 #define SCB\_CPUID\_IMPLEMENTER\_Pos 24

SCB CPUID: IMPLEMENTER Position

Definition at line 334 of file core\_cm0plus.h.

6.92.2.54 #define SCB\_CPUID\_IMPLEMENTER\_Pos 24

SCB CPUID: IMPLEMENTER Position
Definition at line 394 of file core\_cm4.h.

6.92.2.55 #define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)

SCB CPUID: PARTNO Mask

Definition at line 344 of file core\_cm0plus.h.

6.92.2.56 #define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)

SCB CPUID: PARTNO Mask

Definition at line 404 of file core\_cm4.h.

6.92.2.57 #define SCB\_CPUID\_PARTNO\_Pos 4

SCB CPUID: PARTNO Position

Definition at line 343 of file core\_cm0plus.h.

6.92.2.58 #define SCB\_CPUID\_PARTNO\_Pos 4

SCB CPUID: PARTNO Position

Definition at line 403 of file core\_cm4.h.

6.92.2.59 #define SCB\_CPUID\_REVISION\_Msk (0xFUL << SCB\_CPUID\_REVISION\_Pos)

SCB CPUID: REVISION Mask

Definition at line 347 of file core\_cm0plus.h.

 $\hbox{\it 6.92.2.60} \quad \hbox{\it \#define SCB\_CPUID\_REVISION\_Msk} \ \hbox{\it (0xFUL} << \hbox{\it SCB\_CPUID\_REVISION\_Pos)}$ 

SCB CPUID: REVISION Mask

Definition at line 407 of file core\_cm4.h.

6.92.2.61 #define SCB\_CPUID\_REVISION\_Pos 0

SCB CPUID: REVISION Position

Definition at line 346 of file core\_cm0plus.h.

6.92.2.62 #define SCB\_CPUID\_REVISION\_Pos 0

SCB CPUID: REVISION Position

Definition at line 406 of file core\_cm4.h.

6.92.2.63 #define SCB\_CPUID\_VARIANT\_Msk (0xFUL << SCB\_CPUID\_VARIANT\_Pos)

SCB CPUID: VARIANT Mask

Definition at line 338 of file core\_cm0plus.h.

 $6.92.2.64 \quad \hbox{\#define SCB\_CPUID\_VARIANT\_Msk (0xFUL} << \hbox{SCB\_CPUID\_VARIANT\_Pos)}$ 

SCB CPUID: VARIANT Mask

Definition at line 398 of file core\_cm4.h.

6.92.2.65 #define SCB\_CPUID\_VARIANT\_Pos 20

SCB CPUID: VARIANT Position

Definition at line 337 of file core\_cm0plus.h.

6.92.2.66 #define SCB\_CPUID\_VARIANT\_Pos 20

SCB CPUID: VARIANT Position

Definition at line 397 of file core\_cm4.h.

6.92.2.67 #define SCB\_DFSR\_BKPT\_Msk (1UL << SCB\_DFSR\_BKPT\_Pos)

SCB DFSR: BKPT Mask

Definition at line 569 of file core\_cm4.h.

6.92.2.68 #define SCB\_DFSR\_BKPT\_Pos 1

SCB DFSR: BKPT Position

Definition at line 568 of file core\_cm4.h.

6.92.2.69 #define SCB\_DFSR\_DWTTRAP\_Msk (1UL << SCB\_DFSR\_DWTTRAP\_Pos)

SCB DFSR: DWTTRAP Mask

Definition at line 566 of file core\_cm4.h.

6.92.2.70 #define SCB\_DFSR\_DWTTRAP\_Pos 2

SCB DFSR: DWTTRAP Position

Definition at line 565 of file core\_cm4.h.

6.92.2.71 #define SCB\_DFSR\_EXTERNAL\_Msk (1UL << SCB\_DFSR\_EXTERNAL\_Pos)

SCB DFSR: EXTERNAL Mask

Definition at line 560 of file core\_cm4.h.

6.92.2.72 #define SCB\_DFSR\_EXTERNAL\_Pos 4

SCB DFSR: EXTERNAL Position

Definition at line 559 of file core\_cm4.h.

6.92.2.73 #define SCB\_DFSR\_HALTED\_Msk (1UL << SCB\_DFSR\_HALTED\_Pos)

SCB DFSR: HALTED Mask

Definition at line 572 of file core\_cm4.h.

6.92.2.74 #define SCB\_DFSR\_HALTED\_Pos 0

SCB DFSR: HALTED Position

Definition at line 571 of file core\_cm4.h.

6.92.2.75 #define SCB\_DFSR\_VCATCH\_Msk (1UL << SCB\_DFSR\_VCATCH\_Pos)

SCB DFSR: VCATCH Mask

Definition at line 563 of file core\_cm4.h.

6.92.2.76 #define SCB\_DFSR\_VCATCH\_Pos 3

SCB DFSR: VCATCH Position

Definition at line 562 of file core\_cm4.h.

 $6.92.2.77 \quad \hbox{\#define SCB\_HFSR\_DEBUGEVT\_Msk (1UL} << \hbox{SCB\_HFSR\_DEBUGEVT\_Pos)}$ 

SCB HFSR: DEBUGEVT Mask

Definition at line 550 of file core\_cm4.h.

6.92.2.78 #define SCB\_HFSR\_DEBUGEVT\_Pos 31

SCB HFSR: DEBUGEVT Position

Definition at line 549 of file core\_cm4.h.

6.92.2.79 #define SCB\_HFSR\_FORCED\_Msk (1UL << SCB\_HFSR\_FORCED\_Pos)

SCB HFSR: FORCED Mask

Definition at line 553 of file core\_cm4.h.

6.92.2.80 #define SCB\_HFSR\_FORCED\_Pos 30

SCB HFSR: FORCED Position

Definition at line 552 of file core\_cm4.h.

6.92.2.81 #define SCB\_HFSR\_VECTTBL\_Msk (1UL << SCB\_HFSR\_VECTTBL\_Pos)

SCB HFSR: VECTTBL Mask

Definition at line 556 of file core\_cm4.h.

6.92.2.82 #define SCB\_HFSR\_VECTTBL\_Pos 1

SCB HFSR: VECTTBL Position

Definition at line 555 of file core\_cm4.h.

6.92.2.83 #define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)

SCB ICSR: ISRPENDING Mask

Definition at line 369 of file core\_cm0plus.h.

 $\hbox{\it 6.92.2.84} \quad \hbox{\it \#define SCB\_ICSR\_ISRPENDING\_Msk} \ \hbox{\it (1UL} << \hbox{\it SCB\_ICSR\_ISRPENDING\_Pos)}$ 

SCB ICSR: ISRPENDING Mask

Definition at line 429 of file core\_cm4.h.

6.92.2.85 #define SCB\_ICSR\_ISRPENDING\_Pos 22

SCB ICSR: ISRPENDING Position

Definition at line 368 of file core\_cm0plus.h.

6.92.2.86 #define SCB\_ICSR\_ISRPENDING\_Pos 22

SCB ICSR: ISRPENDING Position

Definition at line 428 of file core\_cm4.h.

 $\hbox{6.92.2.87} \quad \hbox{\#define SCB\_ICSR\_ISRPREEMPT\_Msk} \ \hbox{(1UL} << \hbox{SCB\_ICSR\_ISRPREEMPT\_Pos)}$ 

SCB ICSR: ISRPREEMPT Mask

Definition at line 366 of file core\_cm0plus.h.

6.92.2.88 #define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)

SCB ICSR: ISRPREEMPT Mask

Definition at line 426 of file core\_cm4.h.

6.92.2.89 #define SCB\_ICSR\_ISRPREEMPT\_Pos 23

SCB ICSR: ISRPREEMPT Position

Definition at line 365 of file core\_cm0plus.h.

6.92.2.90 #define SCB\_ICSR\_ISRPREEMPT\_Pos 23

SCB ICSR: ISRPREEMPT Position

Definition at line 425 of file core\_cm4.h.

6.92.2.91 #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)

SCB ICSR: NMIPENDSET Mask

Definition at line 351 of file core\_cm0plus.h.

6.92.2.92 #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)

SCB ICSR: NMIPENDSET Mask

Definition at line 411 of file core\_cm4.h.

6.92.2.93 #define SCB\_ICSR\_NMIPENDSET\_Pos 31

SCB ICSR: NMIPENDSET Position

Definition at line 350 of file core\_cm0plus.h.

6.92.2.94 #define SCB\_ICSR\_NMIPENDSET\_Pos 31

SCB ICSR: NMIPENDSET Position

Definition at line 410 of file core\_cm4.h.

6.92.2.95 #define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)

SCB ICSR: PENDSTCLR Mask

Definition at line 363 of file core\_cm0plus.h.

6.92.2.96 #define SCB\_ICSR\_PENDSTCLR\_Msk (1UL << SCB\_ICSR\_PENDSTCLR\_Pos)

SCB ICSR: PENDSTCLR Mask

Definition at line 423 of file core\_cm4.h.

6.92.2.97 #define SCB\_ICSR\_PENDSTCLR\_Pos 25

SCB ICSR: PENDSTCLR Position

Definition at line 362 of file core\_cm0plus.h.

6.92.2.98 #define SCB\_ICSR\_PENDSTCLR\_Pos 25

SCB ICSR: PENDSTCLR Position

Definition at line 422 of file core\_cm4.h.

6.92.2.99 #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)

SCB ICSR: PENDSTSET Mask

Definition at line 360 of file core\_cm0plus.h.

6.92.2.100 #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)

SCB ICSR: PENDSTSET Mask

Definition at line 420 of file core\_cm4.h.

6.92.2.101 #define SCB\_ICSR\_PENDSTSET\_Pos 26

SCB ICSR: PENDSTSET Position

Definition at line 359 of file core\_cm0plus.h.

6.92.2.102 #define SCB\_ICSR\_PENDSTSET\_Pos 26

SCB ICSR: PENDSTSET Position

Definition at line 419 of file core\_cm4.h.

 $6.92.2.103 \quad \text{\#define SCB\_ICSR\_PENDSVCLR\_Msk (1UL} << \text{SCB\_ICSR\_PENDSVCLR\_Pos)}$ 

SCB ICSR: PENDSVCLR Mask

Definition at line 357 of file core\_cm0plus.h.

6.92.2.104 #define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)

SCB ICSR: PENDSVCLR Mask

Definition at line 417 of file core\_cm4.h.

6.92.2.105 #define SCB\_ICSR\_PENDSVCLR\_Pos 27

SCB ICSR: PENDSVCLR Position

Definition at line 356 of file core\_cm0plus.h.

6.92.2.106 #define SCB\_ICSR\_PENDSVCLR\_Pos 27

SCB ICSR: PENDSVCLR Position

Definition at line 416 of file core\_cm4.h.

6.92.2.107 #define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)

SCB ICSR: PENDSVSET Mask

Definition at line 354 of file core\_cm0plus.h.

6.92.2.108 #define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)

SCB ICSR: PENDSVSET Mask

Definition at line 414 of file core\_cm4.h.

6.92.2.109 #define SCB\_ICSR\_PENDSVSET\_Pos 28

SCB ICSR: PENDSVSET Position

Definition at line 353 of file core\_cm0plus.h.

6.92.2.110 #define SCB\_ICSR\_PENDSVSET\_Pos 28

SCB ICSR: PENDSVSET Position

Definition at line 413 of file core\_cm4.h.

6.92.2.111 #define SCB\_ICSR\_RETTOBASE\_Msk (1UL << SCB\_ICSR\_RETTOBASE\_Pos)

SCB ICSR: RETTOBASE Mask

Definition at line 435 of file core\_cm4.h.

6.92.2.112 #define SCB\_ICSR\_RETTOBASE\_Pos 11

SCB ICSR: RETTOBASE Position

Definition at line 434 of file core\_cm4.h.

6.92.2.113 #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)

SCB ICSR: VECTACTIVE Mask

Definition at line 375 of file core\_cm0plus.h.

6.92.2.114 #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)

SCB ICSR: VECTACTIVE Mask

Definition at line 438 of file core\_cm4.h.

6.92.2.115 #define SCB\_ICSR\_VECTACTIVE\_Pos 0

SCB ICSR: VECTACTIVE Position

Definition at line 374 of file core\_cm0plus.h.

6.92.2.116 #define SCB\_ICSR\_VECTACTIVE\_Pos 0

SCB ICSR: VECTACTIVE Position

Definition at line 437 of file core cm4.h.

6.92.2.117 #define SCB\_ICSR\_VECTPENDING\_Msk (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)

SCB ICSR: VECTPENDING Mask

Definition at line 372 of file core\_cm0plus.h.

6.92.2.118 #define SCB\_ICSR\_VECTPENDING\_Msk (0x1FFUL << SCB\_ICSR\_VECTPENDING\_Pos)

SCB ICSR: VECTPENDING Mask

Definition at line 432 of file core\_cm4.h.

6.92.2.119 #define SCB\_ICSR\_VECTPENDING\_Pos 12

SCB ICSR: VECTPENDING Position

Definition at line 371 of file core\_cm0plus.h.

6.92.2.120 #define SCB\_ICSR\_VECTPENDING\_Pos 12

SCB ICSR: VECTPENDING Position

Definition at line 431 of file core\_cm4.h.

 $6.92.2.121 \quad \hbox{\#define SCB\_SCR\_SEVONPEND\_Msk (1UL} << \hbox{SCB\_SCR\_SEVONPEND\_Pos)}$ 

SCB SCR: SEVONPEND Mask

Definition at line 401 of file core\_cm0plus.h.

6.92.2.122 #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)

SCB SCR: SEVONPEND Mask

Definition at line 468 of file core\_cm4.h.

6.92.2.123 #define SCB\_SCR\_SEVONPEND\_Pos 4

SCB SCR: SEVONPEND Position

Definition at line 400 of file core\_cm0plus.h.

6.92.2.124 #define SCB\_SCR\_SEVONPEND\_Pos 4

SCB SCR: SEVONPEND Position

Definition at line 467 of file core\_cm4.h.

6.92.2.125 #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)

SCB SCR: SLEEPDEEP Mask

Definition at line 404 of file core cm0plus.h.

6.92.2.126 #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)

SCB SCR: SLEEPDEEP Mask

Definition at line 471 of file core\_cm4.h.

6.92.2.127 #define SCB\_SCR\_SLEEPDEEP\_Pos 2

SCB SCR: SLEEPDEEP Position

Definition at line 403 of file core\_cm0plus.h.

6.92.2.128 #define SCB\_SCR\_SLEEPDEEP\_Pos 2

SCB SCR: SLEEPDEEP Position

Definition at line 470 of file core\_cm4.h.

 $6.92.2.129 \quad \hbox{\#define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL $<<$ SCB\_SCR\_SLEEPONEXIT\_Pos) }$ 

SCB SCR: SLEEPONEXIT Mask

Definition at line 407 of file core\_cm0plus.h.

6.92.2.130 #define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)

SCB SCR: SLEEPONEXIT Mask

Definition at line 474 of file core\_cm4.h.

6.92.2.131 #define SCB\_SCR\_SLEEPONEXIT\_Pos 1

SCB SCR: SLEEPONEXIT Position

Definition at line 406 of file core\_cm0plus.h.

6.92.2.132 #define SCB\_SCR\_SLEEPONEXIT\_Pos 1

SCB SCR: SLEEPONEXIT Position

Definition at line 473 of file core\_cm4.h.

6.92.2.133 #define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)

SCB SHCSR: BUSFAULTACT Mask

Definition at line 533 of file core\_cm4.h.

6.92.2.134 #define SCB\_SHCSR\_BUSFAULTACT\_Pos 1

SCB SHCSR: BUSFAULTACT Position Definition at line 532 of file core cm4.h.

6.92.2.135 #define SCB\_SHCSR\_BUSFAULTENA\_Msk (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)

SCB SHCSR: BUSFAULTENA Mask
Definition at line 500 of file core\_cm4.h.

6.92.2.136 #define SCB\_SHCSR\_BUSFAULTENA\_Pos 17

SCB SHCSR: BUSFAULTENA Position Definition at line 499 of file core\_cm4.h.

6.92.2.137 #define SCB\_SHCSR\_BUSFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)

SCB SHCSR: BUSFAULTPENDED Mask Definition at line 509 of file core\_cm4.h.

6.92.2.138 #define SCB\_SHCSR\_BUSFAULTPENDED\_Pos 14

SCB SHCSR: BUSFAULTPENDED Position Definition at line 508 of file core\_cm4.h.

6.92.2.139 #define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)

SCB SHCSR: MEMFAULTACT Mask Definition at line 536 of file core\_cm4.h.

6.92.2.140 #define SCB\_SHCSR\_MEMFAULTACT\_Pos 0

SCB SHCSR: MEMFAULTACT Position Definition at line 535 of file core\_cm4.h.

6.92.2.141 #define SCB\_SHCSR\_MEMFAULTENA\_Msk (1UL << SCB\_SHCSR\_MEMFAULTENA\_Pos)

SCB SHCSR: MEMFAULTENA Mask Definition at line 503 of file core\_cm4.h.

6.92.2.142 #define SCB\_SHCSR\_MEMFAULTENA\_Pos 16

SCB SHCSR: MEMFAULTENA Position
Definition at line 502 of file core\_cm4.h.

6.92.2.143 #define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)

SCB SHCSR: MEMFAULTPENDED Mask Definition at line 512 of file core cm4.h.

6.92.2.144 #define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13

SCB SHCSR: MEMFAULTPENDED Position

Definition at line 511 of file core\_cm4.h.

6.92.2.145 #define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)

SCB SHCSR: MONITORACT Mask

Definition at line 524 of file core\_cm4.h.

6.92.2.146 #define SCB\_SHCSR\_MONITORACT\_Pos 8

SCB SHCSR: MONITORACT Position

Definition at line 523 of file core\_cm4.h.

6.92.2.147 #define SCB\_SHCSR\_PENDSVACT\_Msk (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)

SCB SHCSR: PENDSVACT Mask

Definition at line 521 of file core\_cm4.h.

6.92.2.148 #define SCB\_SHCSR\_PENDSVACT\_Pos 10

SCB SHCSR: PENDSVACT Position

Definition at line 520 of file core\_cm4.h.

6.92.2.149 #define SCB\_SHCSR\_SVCALLACT\_Msk (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)

SCB SHCSR: SVCALLACT Mask

Definition at line 527 of file core\_cm4.h.

6.92.2.150 #define SCB\_SHCSR\_SVCALLACT\_Pos 7

SCB SHCSR: SVCALLACT Position

Definition at line 526 of file core\_cm4.h.

6.92.2.151 #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)

SCB SHCSR: SVCALLPENDED Mask

Definition at line 418 of file core\_cm0plus.h.

6.92.2.152 #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)

SCB SHCSR: SVCALLPENDED Mask Definition at line 506 of file core cm4.h.

6.92.2.153 #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15

SCB SHCSR: SVCALLPENDED Position

Definition at line 417 of file core\_cm0plus.h.

6.92.2.154 #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15

SCB SHCSR: SVCALLPENDED Position Definition at line 505 of file core\_cm4.h.

6.92.2.155 #define SCB\_SHCSR\_SYSTICKACT\_Msk (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)

SCB SHCSR: SYSTICKACT Mask

Definition at line 518 of file core\_cm4.h.

6.92.2.156 #define SCB\_SHCSR\_SYSTICKACT\_Pos 11

SCB SHCSR: SYSTICKACT Position

Definition at line 517 of file core\_cm4.h.

 $6.92.2.157 \quad \hbox{\#define SCB\_SHCSR\_USGFAULTACT\_Msk} \ (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)$ 

SCB SHCSR: USGFAULTACT Mask Definition at line 530 of file core\_cm4.h.

6.92.2.158 #define SCB\_SHCSR\_USGFAULTACT\_Pos 3

SCB SHCSR: USGFAULTACT Position
Definition at line 529 of file core cm4.h.

6.92.2.159 #define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)

SCB SHCSR: USGFAULTENA Mask Definition at line 497 of file core\_cm4.h.

6.92.2.160 #define SCB\_SHCSR\_USGFAULTENA\_Pos 18

SCB SHCSR: USGFAULTENA Position

Definition at line 496 of file core\_cm4.h.

6.92.2.161 #define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)

SCB SHCSR: USGFAULTPENDED Mask Definition at line 515 of file core\_cm4.h.

6.92.2.162 #define SCB\_SHCSR\_USGFAULTPENDED\_Pos 12

SCB SHCSR: USGFAULTPENDED Position

Definition at line 514 of file core\_cm4.h.

6.92.2.163 #define SCB\_VTOR\_TBLOFF\_Msk (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)

SCB VTOR: TBLOFF Mask

Definition at line 442 of file core cm4.h.

6.92.2.164 #define SCB\_VTOR\_TBLOFF\_Pos 7

SCB VTOR: TBLOFF Position

Definition at line 441 of file core\_cm4.h.

# 6.93 System Controls not in SCB (SCnSCB)

### 6.93.1 Detailed Description

Type definitions for the System Control and ID Register not in the SCB.

### **Data Structures**

struct SCnSCB\_Type

Structure type to access the System Control and ID Register not in the SCB.

#### **Macros**

- #define SCnSCB\_ICTR\_INTLINESNUM\_Pos 0
- #define SCnSCB\_ICTR\_INTLINESNUM\_Msk (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)</li>
- #define SCnSCB ACTLR DISOOFP Pos 9
- #define SCnSCB ACTLR DISOOFP Msk (1UL << SCnSCB ACTLR DISOOFP Pos)
- #define SCnSCB\_ACTLR\_DISFPCA\_Pos 8
- #define SCnSCB\_ACTLR\_DISFPCA\_Msk (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)</li>
- #define SCnSCB ACTLR DISFOLD Pos 2
- #define SCnSCB\_ACTLR\_DISFOLD\_Msk (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)</li>
- #define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos 1
- #define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)</li>
- #define SCnSCB\_ACTLR\_DISMCYCINT\_Pos 0
- #define SCnSCB\_ACTLR\_DISMCYCINT\_Msk (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)</li>

# 6.93.2 Macro Definition Documentation

6.93.2.1 #define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)

ACTLR: DISDEFWBUF Mask

Definition at line 607 of file core cm4.h.

6.93.2.2 #define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos 1

ACTLR: DISDEFWBUF Position

Definition at line 606 of file core cm4.h.

6.93.2.3 #define SCnSCB\_ACTLR\_DISFOLD\_Msk (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)

ACTLR: DISFOLD Mask

Definition at line 604 of file core\_cm4.h.

6.93.2.4 #define SCnSCB\_ACTLR\_DISFOLD\_Pos 2

**ACTLR: DISFOLD Position** 

Definition at line 603 of file core\_cm4.h.

6.93.2.5 #define SCnSCB\_ACTLR\_DISFPCA\_Msk (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)

ACTLR: DISFPCA Mask

Definition at line 601 of file core\_cm4.h.

6.93.2.6 #define SCnSCB\_ACTLR\_DISFPCA\_Pos 8

**ACTLR: DISFPCA Position** 

Definition at line 600 of file core\_cm4.h.

6.93.2.7 #define SCnSCB\_ACTLR\_DISMCYCINT\_Msk (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)

**ACTLR: DISMCYCINT Mask** 

Definition at line 610 of file core\_cm4.h.

6.93.2.8 #define SCnSCB ACTLR DISMCYCINT Pos 0

**ACTLR: DISMCYCINT Position** 

Definition at line 609 of file core cm4.h.

6.93.2.9 #define SCnSCB\_ACTLR\_DISOOFP\_Msk (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)

ACTLR: DISOOFP Mask

Definition at line 598 of file core\_cm4.h.

6.93.2.10 #define SCnSCB\_ACTLR\_DISOOFP\_Pos 9

ACTLR: DISOOFP Position

Definition at line 597 of file core\_cm4.h.

6.93.2.11 #define SCnSCB\_ICTR\_INTLINESNUM\_Msk (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)

ICTR: INTLINESNUM Mask

Definition at line 594 of file core\_cm4.h.

6.93.2.12 #define SCnSCB\_ICTR\_INTLINESNUM\_Pos 0

ICTR: INTLINESNUM Position

Definition at line 593 of file core\_cm4.h.

# 6.94 System Tick Timer (SysTick)

### 6.94.1 Detailed Description

Type definitions for the System Timer Registers.

#### **Data Structures**

struct SysTick Type

Structure type to access the System Timer (SysTick).

#### **Macros**

- #define SysTick\_CTRL\_COUNTFLAG\_Pos 16
- #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)</li>
- #define SysTick CTRL CLKSOURCE Pos 2
- #define SysTick CTRL CLKSOURCE Msk (1UL << SysTick CTRL CLKSOURCE Pos)</li>
- #define SysTick CTRL TICKINT Pos 1
- #define SysTick\_CTRL\_TICKINT\_Msk (1UL << SysTick\_CTRL\_TICKINT\_Pos)</li>
- #define SysTick CTRL ENABLE Pos 0
- #define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)</li>
- #define SysTick LOAD RELOAD Pos 0
- #define SysTick LOAD RELOAD Msk (0xFFFFFFUL << SysTick LOAD RELOAD Pos)</li>
- #define SysTick\_VAL\_CURRENT\_Pos 0
- #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>
- #define SysTick\_CALIB\_NOREF\_Pos 31
- #define SysTick CALIB NOREF Msk (1UL << SysTick CALIB NOREF Pos)</li>
- #define SysTick\_CALIB\_SKEW\_Pos 30
- #define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)</li>
- #define SysTick CALIB TENMS Pos 0
- #define SysTick\_CALIB\_TENMS\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>
- #define SysTick\_CTRL\_COUNTFLAG\_Pos 16
- #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)</li>
- #define SysTick CTRL CLKSOURCE Pos 2
- #define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)
- #define SysTick\_CTRL\_TICKINT\_Pos 1
- #define SysTick\_CTRL\_TICKINT\_Msk (1UL << SysTick\_CTRL\_TICKINT\_Pos)</li>
- #define SysTick\_CTRL\_ENABLE\_Pos 0
- #define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)</li>
- #define SysTick\_LOAD\_RELOAD\_Pos 0
- #define SysTick\_LOAD\_RELOAD\_Msk (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)</li>
- #define SysTick\_VAL\_CURRENT\_Pos 0
- #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>
- #define SysTick CALIB NOREF Pos 31
- #define SysTick\_CALIB\_NOREF\_Msk (1UL << SysTick\_CALIB\_NOREF\_Pos)</li>
- #define SysTick\_CALIB\_SKEW\_Pos 30
- #define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)</li>
- #define SysTick CALIB TENMS Pos 0
- #define SysTick\_CALIB\_TENMS\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)</li>

6.94.2 Macro Definition Documentation

6.94.2.1 #define SysTick\_CALIB\_NOREF\_Msk (1UL << SysTick\_CALIB\_NOREF\_Pos)

SysTick CALIB: NOREF Mask

Definition at line 462 of file core\_cm0plus.h.

6.94.2.2 #define SysTick\_CALIB\_NOREF\_Msk (1UL << SysTick\_CALIB\_NOREF\_Pos)

SysTick CALIB: NOREF Mask

Definition at line 654 of file core\_cm4.h.

6.94.2.3 #define SysTick\_CALIB\_NOREF\_Pos 31

SysTick CALIB: NOREF Position

Definition at line 461 of file core\_cm0plus.h.

6.94.2.4 #define SysTick\_CALIB\_NOREF\_Pos 31

SysTick CALIB: NOREF Position

Definition at line 653 of file core\_cm4.h.

6.94.2.5 #define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)

SysTick CALIB: SKEW Mask

Definition at line 465 of file core\_cm0plus.h.

 $\hbox{6.94.2.6} \quad \hbox{\#define SysTick\_CALIB\_SKEW\_Msk} \ \hbox{(1UL} << SysTick\_CALIB\_SKEW\_Pos) \\$ 

SysTick CALIB: SKEW Mask

Definition at line 657 of file core\_cm4.h.

6.94.2.7 #define SysTick\_CALIB\_SKEW\_Pos 30

SysTick CALIB: SKEW Position

Definition at line 464 of file core\_cm0plus.h.

6.94.2.8 #define SysTick\_CALIB\_SKEW\_Pos 30

SysTick CALIB: SKEW Position

Definition at line 656 of file core\_cm4.h.

6.94.2.9 #define SysTick\_CALIB\_TENMS\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)

SysTick CALIB: TENMS Mask

Definition at line 468 of file core\_cm0plus.h.

6.94.2.10 #define SysTick\_CALIB\_TENMS\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)

SysTick CALIB: TENMS Mask

Definition at line 660 of file core\_cm4.h.

6.94.2.11 #define SysTick\_CALIB\_TENMS\_Pos 0

SysTick CALIB: TENMS Position

Definition at line 467 of file core\_cm0plus.h.

6.94.2.12 #define SysTick\_CALIB\_TENMS\_Pos 0

SysTick CALIB: TENMS Position

Definition at line 659 of file core\_cm4.h.

6.94.2.13 #define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)

SysTick CTRL: CLKSOURCE Mask

Definition at line 444 of file core\_cm0plus.h.

6.94.2.14 #define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)

SysTick CTRL: CLKSOURCE Mask

Definition at line 636 of file core\_cm4.h.

6.94.2.15 #define SysTick\_CTRL\_CLKSOURCE\_Pos 2

SysTick CTRL: CLKSOURCE Position

Definition at line 443 of file core\_cm0plus.h.

6.94.2.16 #define SysTick\_CTRL\_CLKSOURCE\_Pos 2

SysTick CTRL: CLKSOURCE Position

Definition at line 635 of file core\_cm4.h.

6.94.2.17 #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)

SysTick CTRL: COUNTFLAG Mask

Definition at line 441 of file core\_cm0plus.h.

 $6.94.2.18 \quad \hbox{\#define SysTick\_CTRL\_COUNTFLAG\_Msk} \ (\hbox{1UL} << SysTick\_CTRL\_COUNTFLAG\_Pos)$ 

SysTick CTRL: COUNTFLAG Mask

Definition at line 633 of file core\_cm4.h.

6.94.2.19 #define SysTick\_CTRL\_COUNTFLAG\_Pos 16

SysTick CTRL: COUNTFLAG Position

Definition at line 440 of file core\_cm0plus.h.

6.94.2.20 #define SysTick\_CTRL\_COUNTFLAG\_Pos 16

SysTick CTRL: COUNTFLAG Position Definition at line 632 of file core\_cm4.h.

6.94.2.21 #define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)

SysTick CTRL: ENABLE Mask

Definition at line 450 of file core\_cm0plus.h.

6.94.2.22 #define SysTick\_CTRL\_ENABLE\_Msk (1UL << SysTick\_CTRL\_ENABLE\_Pos)

SysTick CTRL: ENABLE Mask

Definition at line 642 of file core\_cm4.h.

6.94.2.23 #define SysTick\_CTRL\_ENABLE\_Pos 0

SysTick CTRL: ENABLE Position

Definition at line 449 of file core\_cm0plus.h.

6.94.2.24 #define SysTick\_CTRL\_ENABLE\_Pos 0

SysTick CTRL: ENABLE Position

Definition at line 641 of file core\_cm4.h.

 $6.94.2.25 \quad \hbox{\#define SysTick\_CTRL\_TICKINT\_Msk (1UL $<<$ SysTick\_CTRL\_TICKINT\_Pos) }$ 

SysTick CTRL: TICKINT Mask

Definition at line 447 of file core\_cm0plus.h.

 $6.94.2.26 \quad \hbox{\#define SysTick\_CTRL\_TICKINT\_Msk (1UL} << SysTick\_CTRL\_TICKINT\_Pos)$ 

SysTick CTRL: TICKINT Mask

Definition at line 639 of file core\_cm4.h.

6.94.2.27 #define SysTick\_CTRL\_TICKINT\_Pos 1

SysTick CTRL: TICKINT Position

Definition at line 446 of file core\_cm0plus.h.

6.94.2.28 #define SysTick\_CTRL\_TICKINT\_Pos 1

SysTick CTRL: TICKINT Position

Definition at line 638 of file core\_cm4.h.

6.94.2.29 #define SysTick\_LOAD\_RELOAD\_Msk (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)

SysTick LOAD: RELOAD Mask

Definition at line 454 of file core\_cm0plus.h.

6.94.2.30 #define SysTick\_LOAD\_RELOAD\_Msk (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)

SysTick LOAD: RELOAD Mask

Definition at line 646 of file core\_cm4.h.

6.94.2.31 #define SysTick\_LOAD\_RELOAD\_Pos 0

SysTick LOAD: RELOAD Position

Definition at line 453 of file core\_cm0plus.h.

6.94.2.32 #define SysTick\_LOAD\_RELOAD\_Pos 0

SysTick LOAD: RELOAD Position

Definition at line 645 of file core\_cm4.h.

6.94.2.33 #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)

SysTick VAL: CURRENT Mask

Definition at line 458 of file core\_cm0plus.h.

6.94.2.34 #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)

SysTick VAL: CURRENT Mask

Definition at line 650 of file core\_cm4.h.

6.94.2.35 #define SysTick\_VAL\_CURRENT\_Pos 0

SysTick VAL: CURRENT Position

Definition at line 457 of file core\_cm0plus.h.

6.94.2.36 #define SysTick\_VAL\_CURRENT\_Pos 0

SysTick VAL: CURRENT Position

Definition at line 649 of file core\_cm4.h.

# 6.95 Trace Port Interface (TPI)

## 6.95.1 Detailed Description

Type definitions for the Trace Port Interface (TPI)

### **Data Structures**

struct TPI Type

Structure type to access the Trace Port Interface Register (TPI).

#### **Macros**

- #define TPI ACPR PRESCALER Pos 0
- #define TPI\_ACPR\_PRESCALER\_Msk (0x1FFFUL << TPI\_ACPR\_PRESCALER\_Pos)</li>
- #define TPI SPPR TXMODE Pos 0
- #define TPI\_SPPR\_TXMODE\_Msk (0x3UL << TPI\_SPPR\_TXMODE\_Pos)</li>
- #define TPI\_FFSR\_FtNonStop\_Pos 3
- #define TPI FFSR FtNonStop Msk (0x1UL << TPI FFSR FtNonStop Pos)</li>
- #define TPI\_FFSR\_TCPresent\_Pos 2
- #define TPI\_FFSR\_TCPresent\_Msk (0x1UL << TPI\_FFSR\_TCPresent\_Pos)</li>
- #define TPI FFSR FtStopped Pos 1
- #define TPI\_FFSR\_FtStopped\_Msk (0x1UL << TPI\_FFSR\_FtStopped\_Pos)</li>
- #define TPI\_FFSR\_FIInProg\_Pos 0
- #define TPI\_FFSR\_FIInProg\_Msk (0x1UL << TPI\_FFSR\_FIInProg\_Pos)</li>
- #define TPI FFCR TrigIn Pos 8
- #define TPI\_FFCR\_TrigIn\_Msk (0x1UL << TPI\_FFCR\_TrigIn\_Pos)</li>
- #define TPI FFCR EnFCont Pos 1
- #define TPI\_FFCR\_EnFCont\_Msk (0x1UL << TPI\_FFCR\_EnFCont\_Pos)
- #define TPI TRIGGER TRIGGER Pos 0
- #define TPI\_TRIGGER\_TRIGGER\_Msk (0x1UL << TPI\_TRIGGER\_TRIGGER\_Pos)</li>
- #define TPI\_FIFO0\_ITM\_ATVALID\_Pos 29
- #define TPI\_FIFO0\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)</li>
- #define TPI\_FIFO0\_ITM\_bytecount\_Pos 27
- #define TPI\_FIFO0\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)</li>
- #define TPI\_FIFO0\_ETM\_ATVALID\_Pos 26
- #define TPI FIFO0 ETM ATVALID Msk (0x3UL << TPI FIFO0 ETM ATVALID Pos)
- #define TPI\_FIFO0\_ETM\_bytecount\_Pos 24
- #define TPI\_FIFO0\_ETM\_bytecount\_Msk (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)
- #define TPI FIFO0 ETM2 Pos 16
- #define TPI\_FIFO0\_ETM2\_Msk (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)
- #define TPI FIFO0 ETM1 Pos 8
- #define TPI\_FIFO0\_ETM1\_Msk (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)</li>
- #define TPI\_FIFO0\_ETM0\_Pos 0
- #define TPI FIFO0 ETM0 Msk (0xFFUL << TPI FIFO0 ETM0 Pos)</li>
- #define TPI\_ITATBCTR2\_ATREADY\_Pos 0
- #define TPI\_ITATBCTR2\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR2\_ATREADY\_Pos)</li>
- #define TPI\_FIFO1\_ITM\_ATVALID\_Pos 29
- #define TPI\_FIFO1\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)</li>
- #define TPI FIFO1 ITM bytecount Pos 27
- #define TPI\_FIFO1\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)
- #define TPI FIFO1 ETM ATVALID Pos 26
- #define TPI\_FIFO1\_ETM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)</li>

- #define TPI\_FIFO1\_ETM\_bytecount\_Pos 24
- #define TPI\_FIFO1\_ETM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)
- #define TPI FIFO1 ITM2 Pos 16
- #define TPI FIFO1 ITM2 Msk (0xFFUL << TPI FIFO1 ITM2 Pos)</li>
- #define TPI FIFO1 ITM1 Pos 8
- #define TPI\_FIFO1\_ITM1\_Msk (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)</li>
- #define TPI\_FIFO1\_ITM0\_Pos 0
- #define TPI FIFO1 ITM0 Msk (0xFFUL << TPI FIFO1 ITM0 Pos)</li>
- #define TPI\_ITATBCTR0\_ATREADY\_Pos 0
- #define TPI\_ITATBCTR0\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR0\_ATREADY\_Pos)</li>
- #define TPI\_ITCTRL\_Mode\_Pos 0
- #define TPI\_ITCTRL\_Mode\_Msk (0x1UL << TPI\_ITCTRL\_Mode\_Pos)
- #define TPI DEVID NRZVALID Pos 11
- #define TPI\_DEVID\_NRZVALID\_Msk (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)</li>
- #define TPI DEVID MANCVALID Pos 10
- #define TPI\_DEVID\_MANCVALID\_Msk (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)</li>
- #define TPI DEVID PTINVALID Pos 9
- #define TPI\_DEVID\_PTINVALID\_Msk (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)</li>
- #define TPI DEVID MinBufSz Pos 6
- #define TPI\_DEVID\_MinBufSz\_Msk (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)</li>
- #define TPI\_DEVID\_AsynClkIn\_Pos 5
- #define TPI\_DEVID\_AsynClkIn\_Msk (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)</li>
- #define TPI\_DEVID\_NrTraceInput\_Pos 0
- #define TPI\_DEVID\_NrTraceInput\_Msk (0x1FUL << TPI\_DEVID\_NrTraceInput\_Pos)</li>
- #define TPI\_DEVTYPE\_SubType\_Pos 0
- #define TPI\_DEVTYPE\_SubType\_Msk (0xFUL << TPI\_DEVTYPE\_SubType\_Pos)</li>
- #define TPI\_DEVTYPE\_MajorType\_Pos 4
- #define TPI\_DEVTYPE\_MajorType\_Msk (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)</li>

#### 6.95.2 Macro Definition Documentation

 $6.95.2.1 \quad \text{\#define TPI\_ACPR\_PRESCALER\_Msk (0x1FFFUL} << \text{TPI\_ACPR\_PRESCALER\_Pos)}$ 

TPI ACPR: PRESCALER Mask

Definition at line 949 of file core\_cm4.h.

6.95.2.2 #define TPI\_ACPR\_PRESCALER\_Pos 0

TPI ACPR: PRESCALER Position

Definition at line 948 of file core\_cm4.h.

6.95.2.3 #define TPI\_DEVID\_AsynClkIn\_Msk (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)

TPI DEVID: AsynClkIn Mask

Definition at line 1049 of file core\_cm4.h.

6.95.2.4 #define TPI\_DEVID\_AsynClkIn\_Pos 5

TPI DEVID: AsynClkIn Position

Definition at line 1048 of file core\_cm4.h.

6.95.2.5 #define TPI\_DEVID\_MANCVALID\_Msk (0x1UL << TPI\_DEVID\_MANCVALID\_Pos)

TPI DEVID: MANCVALID Mask

Definition at line 1040 of file core cm4.h.

6.95.2.6 #define TPI\_DEVID\_MANCVALID\_Pos 10

TPI DEVID: MANCVALID Position

Definition at line 1039 of file core\_cm4.h.

6.95.2.7 #define TPI\_DEVID\_MinBufSz\_Msk (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)

TPI DEVID: MinBufSz Mask

Definition at line 1046 of file core\_cm4.h.

6.95.2.8 #define TPI\_DEVID\_MinBufSz\_Pos 6

TPI DEVID: MinBufSz Position

Definition at line 1045 of file core\_cm4.h.

6.95.2.9 #define TPI\_DEVID\_NrTraceInput\_Msk (0x1FUL << TPI\_DEVID\_NrTraceInput\_Pos)

TPI DEVID: NrTraceInput Mask

Definition at line 1052 of file core\_cm4.h.

6.95.2.10 #define TPI\_DEVID\_NrTraceInput\_Pos 0

TPI DEVID: NrTraceInput Position

Definition at line 1051 of file core\_cm4.h.

 $6.95.2.11 \quad \text{\#define TPI\_DEVID\_NRZVALID\_Msk (0x1UL} << \text{TPI\_DEVID\_NRZVALID\_Pos)}$ 

TPI DEVID: NRZVALID Mask

Definition at line 1037 of file core\_cm4.h.

6.95.2.12 #define TPI\_DEVID\_NRZVALID\_Pos 11

TPI DEVID: NRZVALID Position

Definition at line 1036 of file core\_cm4.h.

 $6.95.2.13 \quad \text{\#define TPI\_DEVID\_PTINVALID\_Msk} \ (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)$ 

TPI DEVID: PTINVALID Mask

Definition at line 1043 of file core\_cm4.h.

6.95.2.14 #define TPI\_DEVID\_PTINVALID\_Pos 9

TPI DEVID: PTINVALID Position

Definition at line 1042 of file core\_cm4.h.

 $6.95.2.15 \quad \hbox{\#define TPI\_DEVTYPE\_MajorType\_Msk (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos) }$ 

TPI DEVTYPE: MajorType Mask

Definition at line 1059 of file core\_cm4.h.

6.95.2.16 #define TPI\_DEVTYPE\_MajorType\_Pos 4

TPI DEVTYPE: MajorType Position

Definition at line 1058 of file core\_cm4.h.

6.95.2.17 #define TPI\_DEVTYPE\_SubType\_Msk (0xFUL << TPI\_DEVTYPE\_SubType\_Pos)

TPI DEVTYPE: SubType Mask

Definition at line 1056 of file core\_cm4.h.

6.95.2.18 #define TPI\_DEVTYPE\_SubType\_Pos 0

TPI DEVTYPE: SubType Position

Definition at line 1055 of file core\_cm4.h.

6.95.2.19 #define TPI\_FFCR\_EnFCont\_Msk (0x1UL << TPI\_FFCR\_EnFCont\_Pos)

TPI FFCR: EnFCont Mask

Definition at line 973 of file core\_cm4.h.

6.95.2.20 #define TPI\_FFCR\_EnFCont\_Pos 1

TPI FFCR: EnFCont Position

Definition at line 972 of file core\_cm4.h.

6.95.2.21 #define TPI\_FFCR\_TrigIn\_Msk (0x1UL << TPI\_FFCR\_TrigIn\_Pos)

TPI FFCR: TrigIn Mask

Definition at line 970 of file core\_cm4.h.

6.95.2.22 #define TPI\_FFCR\_TrigIn\_Pos 8

TPI FFCR: TrigIn Position

Definition at line 969 of file core\_cm4.h.

6.95.2.23 #define TPI\_FFSR\_FIInProg\_Msk (0x1UL << TPI\_FFSR\_FIInProg\_Pos)

TPI FFSR: FIInProg Mask

Definition at line 966 of file core\_cm4.h.

6.95.2.24 #define TPI\_FFSR\_FIInProg\_Pos 0

TPI FFSR: FIInProg Position

Definition at line 965 of file core\_cm4.h.

6.95.2.25 #define TPI\_FFSR\_FtNonStop\_Msk (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)

TPI FFSR: FtNonStop Mask

Definition at line 957 of file core\_cm4.h.

6.95.2.26 #define TPI\_FFSR\_FtNonStop\_Pos 3

TPI FFSR: FtNonStop Position

Definition at line 956 of file core\_cm4.h.

6.95.2.27 #define TPI\_FFSR\_FtStopped\_Msk (0x1UL << TPI\_FFSR\_FtStopped\_Pos)

TPI FFSR: FtStopped Mask

Definition at line 963 of file core\_cm4.h.

6.95.2.28 #define TPI\_FFSR\_FtStopped\_Pos 1

TPI FFSR: FtStopped Position

Definition at line 962 of file core\_cm4.h.

 $6.95.2.29 \quad \hbox{\#define TPI\_FFSR\_TCPresent\_Msk (0x1UL} << TPI\_FFSR\_TCPresent\_Pos)$ 

TPI FFSR: TCPresent Mask

Definition at line 960 of file core\_cm4.h.

6.95.2.30 #define TPI\_FFSR\_TCPresent\_Pos 2

TPI FFSR: TCPresent Position

Definition at line 959 of file core\_cm4.h.

6.95.2.31 #define TPI\_FIFO0\_ETM0\_Msk (0xFFUL << TPI\_FIFO0\_ETM0\_Pos)

TPI FIFO0: ETM0 Mask

Definition at line 999 of file core\_cm4.h.

6.95.2.32 #define TPI\_FIFO0\_ETM0\_Pos 0

TPI FIFO0: ETM0 Position

Definition at line 998 of file core\_cm4.h.

6.95.2.33 #define TPI\_FIFO0\_ETM1\_Msk (0xFFUL << TPI\_FIFO0\_ETM1\_Pos)

TPI FIFO0: ETM1 Mask

Definition at line 996 of file core\_cm4.h.

6.95.2.34 #define TPI\_FIFO0\_ETM1\_Pos 8

TPI FIFO0: ETM1 Position

Definition at line 995 of file core\_cm4.h.

6.95.2.35 #define TPI\_FIFO0\_ETM2\_Msk (0xFFUL << TPI\_FIFO0\_ETM2\_Pos)

TPI FIFO0: ETM2 Mask

Definition at line 993 of file core\_cm4.h.

6.95.2.36 #define TPI\_FIFO0\_ETM2\_Pos 16

TPI FIFO0: ETM2 Position

Definition at line 992 of file core\_cm4.h.

6.95.2.37 #define TPI\_FIFO0\_ETM\_ATVALID\_Msk (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)

TPI FIFO0: ETM ATVALID Mask

Definition at line 987 of file core\_cm4.h.

6.95.2.38 #define TPI\_FIFO0\_ETM\_ATVALID\_Pos 26

TPI FIFO0: ETM\_ATVALID Position

Definition at line 986 of file core\_cm4.h.

6.95.2.39 #define TPI\_FIFO0\_ETM\_bytecount\_Msk (0x3UL << TPI\_FIFO0\_ETM\_bytecount\_Pos)

TPI FIFO0: ETM\_bytecount Mask

Definition at line 990 of file core\_cm4.h.

6.95.2.40 #define TPI\_FIFO0\_ETM\_bytecount\_Pos 24

TPI FIFO0: ETM\_bytecount Position

Definition at line 989 of file core\_cm4.h.

6.95.2.41 #define TPI\_FIFO0\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)

TPI FIFO0: ITM\_ATVALID Mask

Definition at line 981 of file core\_cm4.h.

6.95.2.42 #define TPI\_FIFO0\_ITM\_ATVALID\_Pos 29

TPI FIFO0: ITM\_ATVALID Position

Definition at line 980 of file core\_cm4.h.

6.95.2.43 #define TPI\_FIFO0\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)

TPI FIFO0: ITM\_bytecount Mask

Definition at line 984 of file core\_cm4.h.

6.95.2.44 #define TPI\_FIFO0\_ITM\_bytecount\_Pos 27

TPI FIFO0: ITM\_bytecount Position

Definition at line 983 of file core\_cm4.h.

6.95.2.45 #define TPI\_FIFO1\_ETM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)

TPI FIFO1: ETM\_ATVALID Mask

Definition at line 1013 of file core\_cm4.h.

6.95.2.46 #define TPI\_FIFO1\_ETM\_ATVALID\_Pos 26

TPI FIFO1: ETM ATVALID Position

Definition at line 1012 of file core\_cm4.h.

6.95.2.47 #define TPI\_FIFO1\_ETM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)

TPI FIFO1: ETM\_bytecount Mask

Definition at line 1016 of file core\_cm4.h.

6.95.2.48 #define TPI\_FIFO1\_ETM\_bytecount\_Pos 24

TPI FIFO1: ETM\_bytecount Position

Definition at line 1015 of file core\_cm4.h.

6.95.2.49 #define TPI\_FIFO1\_ITM0\_Msk (0xFFUL << TPI\_FIFO1\_ITM0\_Pos)

TPI FIFO1: ITM0 Mask

Definition at line 1025 of file core\_cm4.h.

6.95.2.50 #define TPI\_FIFO1\_ITM0\_Pos 0

TPI FIFO1: ITM0 Position

Definition at line 1024 of file core\_cm4.h.

6.95.2.51 #define TPI\_FIFO1\_ITM1\_Msk (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)

TPI FIFO1: ITM1 Mask

Definition at line 1022 of file core cm4.h.

6.95.2.52 #define TPI\_FIFO1\_ITM1\_Pos 8

TPI FIFO1: ITM1 Position

Definition at line 1021 of file core\_cm4.h.

6.95.2.53 #define TPI\_FIFO1\_ITM2\_Msk (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)

TPI FIFO1: ITM2 Mask

Definition at line 1019 of file core\_cm4.h.

6.95.2.54 #define TPI\_FIFO1\_ITM2\_Pos 16

TPI FIFO1: ITM2 Position

Definition at line 1018 of file core\_cm4.h.

6.95.2.55 #define TPI\_FIFO1\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)

TPI FIFO1: ITM ATVALID Mask

Definition at line 1007 of file core\_cm4.h.

6.95.2.56 #define TPI\_FIFO1\_ITM\_ATVALID\_Pos 29

TPI FIFO1: ITM\_ATVALID Position

Definition at line 1006 of file core\_cm4.h.

6.95.2.57 #define TPI\_FIFO1\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)

TPI FIFO1: ITM\_bytecount Mask

Definition at line 1010 of file core\_cm4.h.

6.95.2.58 #define TPI\_FIFO1\_ITM\_bytecount\_Pos 27

TPI FIFO1: ITM\_bytecount Position

Definition at line 1009 of file core\_cm4.h.

6.95.2.59 #define TPI\_ITATBCTR0\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR0\_ATREADY\_Pos)

TPI ITATBCTR0: ATREADY Mask

Definition at line 1029 of file core\_cm4.h.

6.95.2.60 #define TPI\_ITATBCTR0\_ATREADY\_Pos 0

TPI ITATBCTR0: ATREADY Position

Definition at line 1028 of file core cm4.h.

6.95.2.61 #define TPI\_ITATBCTR2\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR2\_ATREADY\_Pos)

TPI ITATBCTR2: ATREADY Mask

Definition at line 1003 of file core\_cm4.h.

6.95.2.62 #define TPI\_ITATBCTR2\_ATREADY\_Pos 0

TPI ITATBCTR2: ATREADY Position

Definition at line 1002 of file core\_cm4.h.

6.95.2.63 #define TPI\_ITCTRL\_Mode\_Msk (0x1UL << TPI\_ITCTRL\_Mode\_Pos)

TPI ITCTRL: Mode Mask

Definition at line 1033 of file core\_cm4.h.

6.95.2.64 #define TPI\_ITCTRL\_Mode\_Pos 0

TPI ITCTRL: Mode Position

Definition at line 1032 of file core\_cm4.h.

 $6.95.2.65 \quad \hbox{\#define TPI\_SPPR\_TXMODE\_Msk (0x3UL} << \hbox{TPI\_SPPR\_TXMODE\_Pos)}$ 

TPI SPPR: TXMODE Mask

Definition at line 953 of file core\_cm4.h.

6.95.2.66 #define TPI\_SPPR\_TXMODE\_Pos 0

TPI SPPR: TXMODE Position

Definition at line 952 of file core\_cm4.h.

6.95.2.67 #define TPI\_TRIGGER\_TRIGGER\_Msk (0x1UL << TPI\_TRIGGER\_TRIGGER\_Pos)

TPI TRIGGER: TRIGGER Mask

Definition at line 977 of file core\_cm4.h.

6.95.2.68 #define TPI\_TRIGGER\_TRIGGER\_Pos 0

TPI TRIGGER: TRIGGER Position

Definition at line 976 of file core\_cm4.h.

# 6.96 USBD\_Core

# 6.96.1 Detailed Description

#### **Data Structures**

- struct WB T
- union WORD BYTE
- struct BM T
- union REQUEST\_TYPE
- struct USB\_SETUP\_PACKET
- struct USB\_DEVICE\_DESCRIPTOR
- struct USB DEVICE QUALIFIER DESCRIPTOR
- struct USB\_CONFIGURATION\_DESCRIPTOR
- struct USB\_IAD\_DESCRIPTOR
- struct USB INTERFACE DESCRIPTOR
- struct USB ENDPOINT DESCRIPTOR
- struct USB STRING DESCRIPTOR
- struct USB COMMON DESCRIPTOR
- struct USB\_OTHER\_SPEED\_CONFIGURATION

#### **Macros**

- #define USB CONFIG POWER MA(mA) ((mA)/2)
- #define USB\_ENDPOINT\_0\_HS\_MAXP 64
- #define USB ENDPOINT 0 LS MAXP 8
- #define USB\_ENDPOINT\_BULK\_HS\_MAXP 512
- #define WBVAL(x) ((x) & 0xFF),(((x) >> 8) & 0xFF)
- #define B3VAL(x) ((x) & 0xFF),(((x) >> 8) & 0xFF),(((x) >> 16) & 0xFF)
- #define USB DEVICE DESC SIZE (sizeof(USB DEVICE DESCRIPTOR))
- #define USB\_CONFIGURATION\_DESC\_SIZE (sizeof(USB\_CONFIGURATION\_DESCRIPTOR))
- #define USB\_INTERFACE\_DESC\_SIZE (sizeof(USB\_INTERFACE\_DESCRIPTOR))
- #define USB\_INTERFACE\_ASSOC\_DESC\_SIZE (sizeof(USB\_IAD\_DESCRIPTOR))
- #define USB ENDPOINT DESC SIZE (sizeof(USB ENDPOINT DESCRIPTOR))
- #define USB DEVICE QUALI SIZE (sizeof(USB DEVICE QUALIFIER DESCRIPTOR))
- #define USB\_OTHER\_SPEED\_CONF\_SIZE (sizeof(USB\_OTHER\_SPEED\_CONFIGURATION))

## **Typedefs**

typedef void \* USBD HANDLE T

#### 6.96.2 Macro Definition Documentation

6.96.2.1 #define B3VAL( x ) ((x) & 0xFF),(((x) >> 8) & 0xFF),(((x) >> 16) & 0xFF)

Definition at line 693 of file usbd.h.

6.96.2.2 #define REQUEST\_CLASS 1

#### Class Request

Definition at line 110 of file usbd.h.

6.96 USBD\_Core 535

6.96.2.3 #define REQUEST\_DEVICE\_TO\_HOST 1

Request from device to host

Definition at line 101 of file usbd.h.

6.96.2.4 #define REQUEST\_HOST\_TO\_DEVICE 0

bmRequestType.Dir defines Request from host to device

Definition at line 99 of file usbd.h.

6.96.2.5 #define REQUEST\_RESERVED 3

Reserved Request

Definition at line 114 of file usbd.h.

6.96.2.6 #define REQUEST\_STANDARD 0

bmRequestType.Type defines Standard Request

Definition at line 108 of file usbd.h.

6.96.2.7 #define REQUEST\_TO\_DEVICE 0

bmRequestType.Recipient defines Request to device

Definition at line 121 of file usbd.h.

6.96.2.8 #define REQUEST\_TO\_ENDPOINT 2

Request to endpoint

Definition at line 125 of file usbd.h.

6.96.2.9 #define REQUEST\_TO\_INTERFACE 1

Request to interface

Definition at line 123 of file usbd.h.

6.96.2.10 #define REQUEST\_TO\_OTHER 3

Request to other

Definition at line 127 of file usbd.h.

6.96.2.11 #define REQUEST\_VENDOR 2

Vendor Request

Definition at line 112 of file usbd.h.

6.96.2.12 #define USB\_CONFIG\_BUS\_POWERED 0x80

Bus powered

Definition at line 288 of file usbd.h.

6.96.2.13 #define USB\_CONFIG\_POWER\_MA( mA ) ((mA)/2)

bMaxPower in Configuration Descriptor

Definition at line 296 of file usbd.h.

6.96.2.14 #define USB\_CONFIG\_POWERED\_MASK 0x40

bmAttributes in Configuration Descriptor Power field mask

Definition at line 286 of file usbd.h.

6.96.2.15 #define USB\_CONFIG\_REMOTE\_WAKEUP 0x20

remote wakeup

Definition at line 292 of file usbd.h.

6.96.2.16 #define USB\_CONFIG\_SELF\_POWERED 0xC0

Self powered

Definition at line 290 of file usbd.h.

6.96.2.17 #define USB\_CONFIGURATION\_DESC\_SIZE (sizeof(USB\_CONFIGURATION\_DESCRIPTOR))

Definition at line 696 of file usbd.h.

6.96.2.18 #define USB\_CONFIGURATION\_DESCRIPTOR\_TYPE 2

Configuration descriptor type

Definition at line 230 of file usbd.h.

6.96.2.19 #define USB\_DEBUG\_DESCRIPTOR\_TYPE 10

Debug descriptor type

Definition at line 246 of file usbd.h.

6.96.2.20 #define USB\_DEVICE\_CLASS\_APP 0xFE

Application device class

Definition at line 277 of file usbd.h.

6.96 USBD\_Core 537

6.96.2.21 #define USB\_DEVICE\_CLASS\_AUDIO 0x01

Audio device class

Definition at line 257 of file usbd.h.

6.96.2.22 #define USB\_DEVICE\_CLASS\_COMMUNICATIONS 0x02

Communications device class

Definition at line 259 of file usbd.h.

6.96.2.23 #define USB\_DEVICE\_CLASS\_HUB 0x09

Hub device class

Definition at line 273 of file usbd.h.

6.96.2.24 #define USB\_DEVICE\_CLASS\_HUMAN\_INTERFACE 0x03

Human interface device class

Definition at line 261 of file usbd.h.

6.96.2.25 #define USB\_DEVICE\_CLASS\_MISCELLANEOUS 0xEF

miscellaneous device class

Definition at line 275 of file usbd.h.

6.96.2.26 #define USB\_DEVICE\_CLASS\_MONITOR 0x04

monitor device class

Definition at line 263 of file usbd.h.

6.96.2.27 #define USB\_DEVICE\_CLASS\_PHYSICAL\_INTERFACE 0x05

physical interface device class

Definition at line 265 of file usbd.h.

6.96.2.28 #define USB\_DEVICE\_CLASS\_POWER 0x06

power device class

Definition at line 267 of file usbd.h.

6.96.2.29 #define USB\_DEVICE\_CLASS\_PRINTER 0x07

Printer device class

Definition at line 269 of file usbd.h.

6.96.2.30 #define USB\_DEVICE\_CLASS\_RESERVED 0x00

USB Device Classes Reserved device class

Definition at line 255 of file usbd.h.

6.96.2.31 #define USB\_DEVICE\_CLASS\_STORAGE 0x08

Storage device class

Definition at line 271 of file usbd.h.

6.96.2.32 #define USB\_DEVICE\_CLASS\_VENDOR\_SPECIFIC 0xFF

Vendor specific device class

Definition at line 279 of file usbd.h.

6.96.2.33 #define USB\_DEVICE\_DESC\_SIZE (sizeof(USB\_DEVICE\_DESCRIPTOR))

Definition at line 695 of file usbd.h.

6.96.2.34 #define USB\_DEVICE\_DESCRIPTOR\_TYPE 1

USB Descriptor Types Device descriptor type

Definition at line 228 of file usbd.h.

6.96.2.35 #define USB\_DEVICE\_QUALI\_SIZE (sizeof(USB\_DEVICE\_QUALIFIER\_DESCRIPTOR))

Definition at line 700 of file usbd.h.

6.96.2.36 #define USB\_DEVICE\_QUALIFIER\_DESCRIPTOR\_TYPE 6

Device qualifier descriptor type

Definition at line 238 of file usbd.h.

6.96.2.37 #define USB\_ENDPOINT\_0\_HS\_MAXP 64

Control endopint EP0's maximum packet size in high-speed mode.

Definition at line 345 of file usbd.h.

6.96.2.38 #define USB\_ENDPOINT\_0\_LS\_MAXP 8

Control endopint EP0's maximum packet size in low-speed mode.

Definition at line 347 of file usbd.h.

6.96.2.39 #define USB\_ENDPOINT\_BULK\_HS\_MAXP 512

Bulk endopint's maximum packet size in high-speed mode.

Definition at line 349 of file usbd.h.

6.96 USBD\_Core 539

6.96.2.40 #define USB\_ENDPOINT\_DESC\_SIZE (sizeof(USB\_ENDPOINT\_DESCRIPTOR))

Definition at line 699 of file usbd.h.

6.96.2.41 #define USB\_ENDPOINT\_DESCRIPTOR\_TYPE 5

Endpoint descriptor type

Definition at line 236 of file usbd.h.

6.96.2.42 #define USB\_ENDPOINT\_DIRECTION\_MASK 0x80

bEndpointAddress in Endpoint Descriptor Endopint address mask

Definition at line 302 of file usbd.h.

6.96.2.43 #define USB\_ENDPOINT\_IN( addr) ((addr) | 0x80)

Macro to convert IN endopint number to endpoint address value.

Definition at line 306 of file usbd.h.

6.96.2.44 #define USB\_ENDPOINT\_OUT( addr) ((addr) | 0x00)

Macro to convert OUT endopint number to endpoint address value.

Definition at line 304 of file usbd.h.

6.96.2.45 #define USB\_ENDPOINT\_SYNC\_ADAPTIVE 0x08

Adaptive sync Endopint

Definition at line 329 of file usbd.h.

6.96.2.46 #define USB\_ENDPOINT\_SYNC\_ASYNCHRONOUS 0x04

Asynchronous sync Endopint

Definition at line 327 of file usbd.h.

6.96.2.47 #define USB\_ENDPOINT\_SYNC\_MASK 0x0C

Endopint sync type mask

Definition at line 323 of file usbd.h.

6.96.2.48 #define USB\_ENDPOINT\_SYNC\_NO\_SYNCHRONIZATION 0x00

no synchronization Endopint

Definition at line 325 of file usbd.h.

6.96.2.49 #define USB\_ENDPOINT\_SYNC\_SYNCHRONOUS 0x0C

Synchronous sync Endopint

Definition at line 331 of file usbd.h.

6.96.2.50 #define USB\_ENDPOINT\_TYPE\_BULK 0x02

bulk Endopint type

Definition at line 319 of file usbd.h.

6.96.2.51 #define USB\_ENDPOINT\_TYPE\_CONTROL 0x00

Control Endopint type

Definition at line 315 of file usbd.h.

6.96.2.52 #define USB\_ENDPOINT\_TYPE\_INTERRUPT 0x03

interrupt Endopint type

Definition at line 321 of file usbd.h.

6.96.2.53 #define USB\_ENDPOINT\_TYPE\_ISOCHRONOUS 0x01

isochronous Endopint type

Definition at line 317 of file usbd.h.

6.96.2.54 #define USB\_ENDPOINT\_TYPE\_MASK 0x03

bmAttributes in Endpoint Descriptor Endopint type mask

Definition at line 313 of file usbd.h.

6.96.2.55 #define USB\_ENDPOINT\_USAGE\_DATA 0x00

Endopint data usage type

Definition at line 335 of file usbd.h.

6.96.2.56 #define USB\_ENDPOINT\_USAGE\_FEEDBACK 0x10

Endopint feedback usage type

Definition at line 337 of file usbd.h.

6.96.2.57 #define USB\_ENDPOINT\_USAGE\_IMPLICIT\_FEEDBACK 0x20

Endopint implicit feedback usage type

Definition at line 339 of file usbd.h.

6.96 USBD\_Core 541

6.96.2.58 #define USB\_ENDPOINT\_USAGE\_MASK 0x30

Endopint usage type mask

Definition at line 333 of file usbd.h.

6.96.2.59 #define USB\_ENDPOINT\_USAGE\_RESERVED 0x30

Endopint reserved usage type

Definition at line 341 of file usbd.h.

6.96.2.60 #define USB\_FEATURE\_ENDPOINT\_STALL 0

USB Standard Feature selectors ENDPOINT STALL feature

Definition at line 191 of file usbd.h.

6.96.2.61 #define USB\_FEATURE\_REMOTE\_WAKEUP 1

REMOTE\_WAKEUP feature

Definition at line 193 of file usbd.h.

6.96.2.62 #define USB\_FEATURE\_TEST\_MODE 2

TEST\_MODE feature

Definition at line 195 of file usbd.h.

6.96.2.63 #define USB\_GETSTATUS\_ENDPOINT\_STALL 0x01

ENDPOINT\_STALL status

Definition at line 184 of file usbd.h.

6.96.2.64 #define USB\_GETSTATUS\_REMOTE\_WAKEUP 0x02

REMOTE\_WAKEUP capable status

Definition at line 182 of file usbd.h.

6.96.2.65 #define USB\_GETSTATUS\_SELF\_POWERED 0x01

USB GET STATUS Bit Values SELF POWERED status

Definition at line 180 of file usbd.h.

6.96.2.66 #define USB\_INTERFACE\_ASSOC\_DESC\_SIZE (sizeof(USB\_IAD\_DESCRIPTOR))

Definition at line 698 of file usbd.h.

6.96.2.67 #define USB\_INTERFACE\_ASSOCIATION\_DESCRIPTOR\_TYPE 11

Interface association descriptor type

Definition at line 248 of file usbd.h.

6.96.2.68 #define USB\_INTERFACE\_DESC\_SIZE (sizeof(USB\_INTERFACE\_DESCRIPTOR))

Definition at line 697 of file usbd.h.

6.96.2.69 #define USB\_INTERFACE\_DESCRIPTOR\_TYPE 4

Interface descriptor type

Definition at line 234 of file usbd.h.

6.96.2.70 #define USB\_INTERFACE\_POWER\_DESCRIPTOR\_TYPE 8

Interface power descriptor type

Definition at line 242 of file usbd.h.

6.96.2.71 #define USB\_OTG\_DESCRIPTOR\_TYPE 9

OTG descriptor type

Definition at line 244 of file usbd.h.

6.96.2.72 #define USB\_OTHER\_SPEED\_CONF\_SIZE (sizeof(USB\_OTHER\_SPEED\_CONFIGURATION))

Definition at line 701 of file usbd.h.

6.96.2.73 #define USB\_OTHER\_SPEED\_CONFIG\_DESCRIPTOR\_TYPE 7

Other speed configuration descriptor type

Definition at line 240 of file usbd.h.

6.96.2.74 #define USB\_REQUEST\_CLEAR\_FEATURE 1

CLEAR FEATURE request

Definition at line 155 of file usbd.h.

6.96.2.75 #define USB\_REQUEST\_GET\_CONFIGURATION 8

GET CONFIGURATION request

Definition at line 165 of file usbd.h.

6.96.2.76 #define USB\_REQUEST\_GET\_DESCRIPTOR 6

GET\_DESCRIPTOR request

Definition at line 161 of file usbd.h.

6.96 USBD\_Core 543

6.96.2.77 #define USB\_REQUEST\_GET\_INTERFACE 10

GET\_INTERFACE request

Definition at line 169 of file usbd.h.

6.96.2.78 #define USB\_REQUEST\_GET\_STATUS 0

USB Standard Request Codes GET\_STATUS request

Definition at line 153 of file usbd.h.

6.96.2.79 #define USB\_REQUEST\_SET\_ADDRESS 5

SET\_ADDRESS request

Definition at line 159 of file usbd.h.

6.96.2.80 #define USB\_REQUEST\_SET\_CONFIGURATION 9

SET CONFIGURATION request

Definition at line 167 of file usbd.h.

6.96.2.81 #define USB\_REQUEST\_SET\_DESCRIPTOR 7

SET\_DESCRIPTOR request

Definition at line 163 of file usbd.h.

6.96.2.82 #define USB\_REQUEST\_SET\_FEATURE 3

SET\_FEATURE request

Definition at line 157 of file usbd.h.

6.96.2.83 #define USB\_REQUEST\_SET\_INTERFACE 11

SET\_INTERFACE request

Definition at line 171 of file usbd.h.

6.96.2.84 #define USB\_REQUEST\_SYNC\_FRAME 12

SYNC\_FRAME request

Definition at line 173 of file usbd.h.

6.96.2.85 #define USB\_STRING\_DESCRIPTOR\_TYPE 3

String descriptor type

Definition at line 232 of file usbd.h.

6.96.2.86 #define WBVAL( x ) ((x) & 0xFF),(((x) >> 8) & 0xFF)

Definition at line 692 of file usbd.h.

6.96.3 Typedef Documentation

6.96.3.1 typedef void\* USBD\_HANDLE\_T

USB device stack/module handle.


Definition at line 690 of file usbd.h.

### 6.97 emWin download and installation

The emWin library is not included with LPCOpen. It is available as a separate ZIP file download and installs right into the LPCOpen directory tree for Keil and IAR projects or into the LPCXpresso workspace for LPCXpresso projects. To download emWin, go the the emWin project page at:

emWin download page on LPCware.com

Once you have downloaded this files, look at the installation.txt file in the "lpcopen/software/emWin" directory for information on how to install emWin into LPCOPen.



# **Chapter 7**

# **Data Structure Documentation**

### 7.1 APSR\_Type Union Reference

### 7.1.1 Detailed Description

Union type to access the Application Program Status Register (APSR).

Definition at line 206 of file core\_cm0plus.h.

```
#include "core_cmOplus.h"
```

### **Data Fields**

```
• struct {
    uint32_t _reserved0:27
    uint32_t Q:1
    uint32_t V:1
    uint32_t C:1
    uint32_t Z:1
    uint32_t N:1
 } b
• uint32_t w
struct {
    uint32_t _reserved0:16
    uint32_t GE:4
    uint32_t _reserved1:7
    uint32_t Q:1
    uint32_t V:1
    uint32_t C:1
    uint32_t Z:1
    uint32_t N:1
  } b
```

### 7.1.2 Field Documentation

```
7.1.2.1 uint32_t _reserved0
bit: 0..26 Reserved
bit: 0..15 Reserved
```

Definition at line 211 of file core\_cm0plus.h.

7.1.2.2 uint32\_t \_reserved1

bit: 20..26 Reserved

Definition at line 260 of file core\_cm4.h.

7.1.2.3 struct { ... } b

Structure used for bit access

7.1.2.4 struct { ... } b

Structure used for bit access

7.1.2.5 uint32\_t C

bit: 29 Carry condition code flag

Definition at line 219 of file core\_cm0plus.h.

7.1.2.6 uint32\_t GE

bit: 16..19 Greater than or Equal flags

Definition at line 259 of file core\_cm4.h.

7.1.2.7 uint32\_t N

bit: 31 Negative condition code flag

Definition at line 221 of file core\_cm0plus.h.

7.1.2.8 uint32\_t Q

bit: 27 Saturation condition flag

Definition at line 217 of file core\_cm0plus.h.

7.1.2.9 uint32\_t V

bit: 28 Overflow condition code flag

Definition at line 218 of file core\_cm0plus.h.

7.1.2.10 uint32\_t w

Type used for word access

Definition at line 223 of file core\_cm0plus.h.

7.1.2.11 uint32\_t Z

bit: 30 Zero condition code flag

Definition at line 220 of file core\_cm0plus.h.

The documentation for this union was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

### 7.2 BM\_T Struct Reference

### 7.2.1 Detailed Description

Structure to define 8 bit USB request.

Definition at line 131 of file usbd.h.

```
#include "usbd.h"
```

#### **Data Fields**

```
• uint8_t Recipient: 5
```

• uint8\_t Type: 2

• uint8\_t Dir: 1

#### 7.2.2 Field Documentation

7.2.2.1 uint8\_t Dir

Direction type.

Definition at line 135 of file usbd.h.

7.2.2.2 uint8\_t Recipient

Recipient type.

Definition at line 133 of file usbd.h.

7.2.2.3 uint8\_t Type

Request type.

Definition at line 134 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

## 7.3 CONTROL\_Type Union Reference

### 7.3.1 Detailed Description

```
Union type to access the Control Registers (CONTROL).
```

Definition at line 268 of file core\_cm0plus.h.

```
#include "core_cm0plus.h"
```

#### **Data Fields**

```
struct {
    uint32_t nPRIV:1
    uint32_t SPSEL:1
    uint32_t FPCA:1
    uint32_t _reserved0:29
} b
uint32_t w
struct {
    uint32_t nPRIV:1
    uint32_t SPSEL:1
    uint32_t FPCA:1
    uint32_t _reserved0:29
} b
```

### 7.3.2 Field Documentation

```
7.3.2.1 uint32_t _reserved0
```

bit: 3..31 Reserved

Definition at line 275 of file core\_cm0plus.h.

```
7.3.2.2 struct { ... } b
```

Structure used for bit access

```
7.3.2.3 struct { ... } b
```

Structure used for bit access

```
7.3.2.4 uint32_t FPCA
```

bit: 2 FP extension active flag

Definition at line 274 of file core\_cm0plus.h.

```
7.3.2.5 uint32_t nPRIV
```

bit: 0 Execution privilege in Thread mode

Definition at line 272 of file core\_cm0plus.h.

7.3.2.6 uint32\_t SPSEL

bit: 1 Stack to be used

Definition at line 273 of file core\_cm0plus.h.

7.3.2.7 uint32\_t w

Type used for word access

Definition at line 277 of file core\_cm0plus.h.

The documentation for this union was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

### 7.4 CoreDebug\_Type Struct Reference

### 7.4.1 Detailed Description

Structure type to access the Core Debug Register (CoreDebug).

Definition at line 1271 of file core\_cm4.h.

```
#include "core_cm4.h"
```

### **Data Fields**

- \_\_IO uint32\_t DHCSR
- \_O uint32\_t DCRSR
- IO uint32 t DCRDR
- \_\_IO uint32\_t DEMCR

#### 7.4.2 Field Documentation

```
7.4.2.1 ___IO uint32_t DCRDR
```

Offset: 0x008 (R/W) Debug Core Register Data Register

Definition at line 1275 of file core cm4.h.

7.4.2.2 \_\_O uint32\_t DCRSR

Offset: 0x004 ( /W) Debug Core Register Selector Register

Definition at line 1274 of file core\_cm4.h.

7.4.2.3 \_\_IO uint32\_t DEMCR

Offset: 0x00C (R/W) Debug Exception and Monitor Control Register

Definition at line 1276 of file core\_cm4.h.

#### 7.4.2.4 \_\_IO uint32\_t DHCSR

Offset: 0x000 (R/W) Debug Halting Control and Status Register

Definition at line 1273 of file core\_cm4.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

### 7.5 DMA\_CHDESC\_T Struct Reference

### 7.5.1 Detailed Description

Definition at line 523 of file dma\_5411x.h.

```
#include "dma_5411x.h"
```

#### **Data Fields**

- · uint32\_t xfercfg
- · uint32 t source
- · uint32 t dest
- · uint32\_t next

#### 7.5.2 Field Documentation

7.5.2.1 uint32\_t dest

DMA transfer desintation end address

Definition at line 526 of file dma\_5411x.h.

7.5.2.2 uint32\_t next

Link to next DMA descriptor, must be 16 byte aligned

Definition at line 527 of file dma\_5411x.h.

7.5.2.3 uint32\_t source

DMA transfer source end address

Definition at line 525 of file dma\_5411x.h.

7.5.2.4 uint32\_t xfercfg

Transfer configuration (only used in linked lists and ping-pong configs)

Definition at line 524 of file dma\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_5411x.h

### 7.6 DMA\_DUAL\_DESCRIPTOR\_T Struct Reference

### 7.6.1 Detailed Description

Definition at line 55 of file dma\_service\_5411x.h.

```
#include "dma_service_5411x.h"
```

#### **Data Fields**

• DMA\_CHDESC\_T descr [2]

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_service\_5411x.h

### 7.7 DMA\_PERIPHERAL\_CONTEXT\_T Struct Reference

### 7.7.1 Detailed Description

Definition at line 46 of file dma\_service\_5411x.h.

```
#include "dma_service_5411x.h"
```

#### **Data Fields**

- uint32\_t channel
- volatile uint32\_t \* register\_location
- uint32 t width
- uint32\_t src\_increment
- uint32\_t dst\_increment
- · bool write

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_service\_5411x.h

### 7.8 DMIC\_CHANNEL\_CONFIG\_T Struct Reference

### 7.8.1 Detailed Description

Definition at line 192 of file dmic 5411x.h.

```
#include "dmic_5411x.h"
```

### **Data Fields**

- STEREO\_SIDE\_T side
- PDM\_DIV\_T divhfclk
- uint32 t osr
- int32\_t gainshft
- COMPENSATION\_T preac2coef

COMPENSATION\_T preac4coef

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dmic\_5411x.h

### 7.9 DMIC\_STATISTICS\_T Struct Reference

### 7.9.1 Detailed Description

DMIC statistics structure.

Note

Maintains current DMIC statistics.

Definition at line 87 of file dmic 5411x.h.

```
#include "dmic_5411x.h"
```

### **Data Fields**

- · uint32 t fifo ints
- uint32\_t fifo\_overrun
- uint32\_t fifo\_underrun

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dmic\_5411x.h

### 7.10 DWT\_Type Struct Reference

### 7.10.1 Detailed Description

Structure type to access the Data Watchpoint and Trace Register (DWT).

Definition at line 774 of file core\_cm4.h.

```
#include "core_cm4.h"
```

### **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t CYCCNT
- \_\_IO uint32\_t CPICNT
- \_\_IO uint32\_t EXCCNT
- \_\_IO uint32\_t SLEEPCNT
- \_\_IO uint32\_t LSUCNT
- \_\_IO uint32\_t FOLDCNT
- \_\_I uint32\_t PCSR
- \_\_IO uint32\_t COMP0
- \_\_IO uint32\_t MASK0
- \_\_IO uint32\_t FUNCTION0

• uint32\_t RESERVED0 [1] \_\_IO uint32\_t COMP1 \_\_IO uint32\_t MASK1 \_\_IO uint32\_t FUNCTION1 uint32 t RESERVED1 [1] \_\_IO uint32\_t COMP2 \_\_IO uint32\_t MASK2 \_\_IO uint32\_t FUNCTION2 uint32\_t RESERVED2 [1] \_\_IO uint32\_t COMP3 \_\_IO uint32\_t MASK3 \_\_IO uint32\_t FUNCTION3 7.10.2 Field Documentation 7.10.2.1 \_\_IO uint32\_t COMP0 Offset: 0x020 (R/W) Comparator Register 0 Definition at line 784 of file core\_cm4.h. 7.10.2.2 \_\_\_IO uint32\_t COMP1 Offset: 0x030 (R/W) Comparator Register 1 Definition at line 788 of file core\_cm4.h. 7.10.2.3 **IO** uint32\_t COMP2 Offset: 0x040 (R/W) Comparator Register 2 Definition at line 792 of file core cm4.h. 7.10.2.4 IO uint32\_t COMP3 Offset: 0x050 (R/W) Comparator Register 3 Definition at line 796 of file core\_cm4.h. 7.10.2.5 **IO** uint32\_t CPICNT Offset: 0x008 (R/W) CPI Count Register Definition at line 778 of file core\_cm4.h. 7.10.2.6 \_\_\_IO uint32\_t CTRL Offset: 0x000 (R/W) Control Register Definition at line 776 of file core\_cm4.h.

7.10.2.7 \_\_IO uint32\_t CYCCNT

7.10.2.8 \_\_\_IO uint32\_t EXCCNT

Offset: 0x00C (R/W) Exception Overhead Count Register

Definition at line 779 of file core\_cm4.h.

7.10.2.9 \_\_IO uint32\_t FOLDCNT

Offset: 0x018 (R/W) Folded-instruction Count Register

Definition at line 782 of file core\_cm4.h.

7.10.2.10 \_\_IO uint32\_t FUNCTION0

Offset: 0x028 (R/W) Function Register 0 Definition at line 786 of file core\_cm4.h.

7.10.2.11 \_\_IO uint32\_t FUNCTION1

Offset: 0x038 (R/W) Function Register 1 Definition at line 790 of file core\_cm4.h.

7.10.2.12 IO uint32\_t FUNCTION2

Offset: 0x048 (R/W) Function Register 2 Definition at line 794 of file core\_cm4.h.

7.10.2.13 \_\_\_IO uint32\_t FUNCTION3

Offset: 0x058 (R/W) Function Register 3 Definition at line 798 of file core\_cm4.h.

7.10.2.14 \_\_\_IO uint32\_t LSUCNT

Offset: 0x014 (R/W) LSU Count Register Definition at line 781 of file core\_cm4.h.

7.10.2.15 \_\_\_IO uint32\_t MASK0

Offset: 0x024 (R/W) Mask Register 0 Definition at line 785 of file core cm4.h.

7.10.2.16 \_\_\_IO uint32\_t MASK1

Offset: 0x034 (R/W) Mask Register 1
Definition at line 789 of file core\_cm4.h.

7.10.2.17 \_\_IO uint32\_t MASK2

Offset: 0x044 (R/W) Mask Register 2

Definition at line 793 of file core cm4.h.

7.10.2.18 \_\_\_IO uint32\_t MASK3

Offset: 0x054 (R/W) Mask Register 3
Definition at line 797 of file core cm4.h.

7.10.2.19 \_\_\_I uint32\_t PCSR

Offset: 0x01C (R/) Program Counter Sample Register

Definition at line 783 of file core cm4.h.

7.10.2.20 uint32\_t RESERVED0[1]

Definition at line 787 of file core\_cm4.h.

7.10.2.21 uint32\_t RESERVED1[1]

Definition at line 791 of file core\_cm4.h.

7.10.2.22 uint32\_t RESERVED2[1]

Definition at line 795 of file core cm4.h.

7.10.2.23 \_\_\_IO uint32\_t SLEEPCNT

Offset: 0x010 (R/W) Sleep Count Register

Definition at line 780 of file core\_cm4.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

### 7.11 I2CM\_XFER\_T Struct Reference

### 7.11.1 Detailed Description

Master transfer data structure definitions.

Definition at line 74 of file i2cm\_5411x.h.

#include "i2cm\_5411x.h"

#### **Data Fields**

- const uint8 t \* txBuff
- uint8\_t \* rxBuff

- uint16\_t txSz
- uint16\_t rxSz
- uint16 t status
- · uint8 t slaveAddr

#### 7.11.2 Field Documentation

7.11.2.1 uint8\_t\* rxBuff

Pointer memory where bytes received from I2C be stored

Definition at line 76 of file i2cm\_5411x.h.

7.11.2.2 uint16\_t rxSz

Number of bytes to received, if 0 only transmission we be carried on

Definition at line 79 of file i2cm\_5411x.h.

7.11.2.3 uint8\_t slaveAddr

7-bit I2C Slave address

Definition at line 82 of file i2cm 5411x.h.

7.11.2.4 uint16\_t status

Status of the current I2C transfer

Definition at line 81 of file i2cm\_5411x.h.

7.11.2.5 const uint8\_t\* txBuff

Pointer to array of bytes to be transmitted

Definition at line 75 of file i2cm\_5411x.h.

7.11.2.6 uint16\_t txSz

Number of bytes in transmit array, if 0 only receive transfer will be carried on

Definition at line 77 of file i2cm\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2cm\_5411x.h

### 7.12 I2CS\_XFER\_T Struct Reference

### 7.12.1 Detailed Description

Slave transfer are performed using 4 callbacks. These 3 callbacks handle most I2C slave transfer cases. When the slave is setup and a slave interrupt is receive and processed with the Chip\_I2CS\_XferHandler() function in the I2C interrupt handler, one of these 4 callbacks is called. The callbacks can be used for unsized transfers from the master.

When an address is received, the SlaveXferAddr() callback is called with the received address. Only addresses enabled in the slave controller will be handled. The slave controller can support up to 4 slave addresses.

If the master is going to perform a read operation, the SlaveXferSend() callback is called. Place the data byte to send in \*data and return a value of 0 or I2C\_SLVCTL\_SLVCONTINUE to the caller, or return a value o I2C\_S LVCTL\_SLVNACK to NACK the master. If you are using DMA and have setup a DMA descriptor in the callback, return I2C\_SLVCTL\_SLVDMA.

If the master performs a write operation, the SlaveXferRecv() callback is called with the received data. Return a value of 0 or I2C\_SLVCTL\_SLVCONTINUE to the caller to continue data transfer. Return I2C\_SLVCTL\_SLVNACK to NACk the master. If you are using DMA and have setup a DMA descriptor in the callback, return I2C\_SLVCTL \_\_SLVDMA.

Once the transfer completes, the SlaveXferDone() callback will be called.

Definition at line 103 of file i2cs\_5411x.h.

#include "i2cs\_5411x.h"

#### **Data Fields**

- I2CSlaveXferStart slaveStart
- I2CSlaveXferSend slaveSend
- I2CSlaveXferRecv slaveRecv
- I2CSlaveXferDone slaveDone

### 7.12.2 Field Documentation

#### 7.12.2.1 I2CSlaveXferDone slaveDone

Called when a slave transfer is complete

Definition at line 107 of file i2cs\_5411x.h.

#### 7.12.2.2 I2CSlaveXferRecv slaveRecv

Called when a byte is received from master

Definition at line 106 of file i2cs 5411x.h.

#### 7.12.2.3 I2CSlaveXferSend slaveSend

Called when a byte is needed to send to master

Definition at line 105 of file i2cs\_5411x.h.

#### 7.12.2.4 I2CSlaveXferStart slaveStart

Called when an matching I2C slave address is received

Definition at line 104 of file i2cs 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2cs\_5411x.h

### 7.13 I2S\_AUDIO\_FORMAT\_T Struct Reference

### 7.13.1 Detailed Description

Definition at line 182 of file i2s\_5411x.h.

#include "i2s\_5411x.h"

#### **Data Fields**

- I2S DIR T Direction
- I2S\_MSTSLVCFG\_T MSCfg
- I2S\_MODE\_T Mode
- · bool RightLow
- bool LeftJust
- bool PDMData
- bool SCKPol
- bool WSPol
- uint32\_t Divider
- uint8\_t ChannelNumber
- uint16\_t WordWidth
- uint16\_t FrameWidth
- uint16\_t DataPos
- uint16\_t FIFOdepth

#### 7.13.2 Field Documentation

7.13.2.1 uint8\_t ChannelNumber

Channel Number - 1 is mono, 2 is stereo

Definition at line 192 of file i2s\_5411x.h.

7.13.2.2 uint16\_t DataPos

Data position in the frame

Definition at line 195 of file i2s\_5411x.h.

7.13.2.3 I2S\_DIR\_T Direction

Data direction: tx or rx

Definition at line 183 of file i2s\_5411x.h.

7.13.2.4 uint32\_t Divider

Flexcomm function clock divider

Definition at line 191 of file i2s\_5411x.h.

7.13.2.5 uint16\_t FIFOdepth

FIFO depth (fifo config)

Definition at line 196 of file i2s\_5411x.h.

7.13.2.6 uint16\_t FrameWidth

Frame Width

Definition at line 194 of file i2s\_5411x.h.

7.13.2.7 bool LeftJust

left justify data in FIFO

Definition at line 187 of file i2s\_5411x.h.

7.13.2.8 I2S\_MODE\_T Mode

I2S mode

Definition at line 185 of file i2s\_5411x.h.

7.13.2.9 I2S\_MSTSLVCFG\_T MSCfg

Master / Slave configuration

Definition at line 184 of file i2s\_5411x.h.

7.13.2.10 bool PDMData

data source is the D-Mic subsystem

Definition at line 188 of file i2s\_5411x.h.

7.13.2.11 bool RightLow

right channel data in low portion of FIFO

Definition at line 186 of file i2s\_5411x.h.

7.13.2.12 bool SCKPol

SCK polarity

Definition at line 189 of file i2s\_5411x.h.

7.13.2.13 uint16\_t WordWidth

Word Width

Definition at line 193 of file i2s\_5411x.h.

7.13.2.14 bool WSPol

WS polarity

Definition at line 190 of file i2s\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2s\_5411x.h

### 7.14 I2S\_STATISTICS\_T Struct Reference

### 7.14.1 Detailed Description

I2S statistics structure.

Note

Maintains current I2S statistics.

Definition at line 204 of file i2s\_5411x.h.

```
#include "i2s_5411x.h"
```

### **Data Fields**

- uint32\_t interrupts
- uint32\_t lvl\_tx
- uint32\_t lvl\_rx
- uint32\_t fifo\_err\_tx
- · uint32\_t fifo\_err\_rx
- uint32\_t i2s\_busy
- uint32\_t i2s\_slvfrmerr
- · uint32\_t i2s\_data\_paused

### 7.14.2 Field Documentation

7.14.2.1 uint32\_t fifo\_err\_rx

count: FIFO receive errors

Definition at line 209 of file i2s\_5411x.h.

7.14.2.2 uint32\_t fifo\_err\_tx

count: FIFO transmit errors

Definition at line 208 of file i2s\_5411x.h.

7.14.2.3 uint32\_t i2s\_busy

count: I2S channel pair is busy

Definition at line 210 of file i2s\_5411x.h.

7.14.2.4 uint32\_t i2s\_data\_paused

count: I2S data paused

Definition at line 212 of file i2s\_5411x.h.

7.14.2.5 uint32\_t i2s\_slvfrmerr

count: I2S slave frame error

Definition at line 211 of file i2s\_5411x.h.

```
7.14.2.6 uint32_t interrupts
```

count: interrupts

Definition at line 205 of file i2s\_5411x.h.

```
7.14.2.7 uint32_t lvl_rx
```

count: receive interrupts

Definition at line 207 of file i2s\_5411x.h.

```
7.14.2.8 uint32_t lvl_tx
```

count: transmit interrupts

Definition at line 206 of file i2s\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2s\_5411x.h

### 7.15 IPSR\_Type Union Reference

### 7.15.1 Detailed Description

Union type to access the Interrupt Program Status Register (IPSR).

Definition at line 229 of file core\_cm0plus.h.

```
#include "core_cm0plus.h"
```

### **Data Fields**

```
    struct {
        uint32_t ISR:9
        uint32_t _reserved0:23
    } b
    uint32_t w
    struct {
        uint32_t ISR:9
        uint32_t _reserved0:23
    } b
```

#### 7.15.2 Field Documentation

7.15.2.1 uint32\_t \_reserved0

bit: 9..31 Reserved

Definition at line 234 of file core\_cm0plus.h.

```
564
7.15.2.2 struct { ... } b
Structure used for bit access
7.15.2.3 struct { ... } b
Structure used for bit access
7.15.2.4 uint32_t ISR
bit: 0.. 8 Exception number
Definition at line 233 of file core_cm0plus.h.
7.15.2.5 uint32_t w
Type used for word access
Definition at line 236 of file core_cm0plus.h.
The documentation for this union was generated from the following files:

    C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm0plus.h

    • C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm4.h
```

### ITM\_Type Struct Reference

### 7.16.1 Detailed Description

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

Definition at line 673 of file core\_cm4.h.

```
#include "core_cm4.h"
```

### **Data Fields**

```
union {
    __O uint8_t u8
      O uint16 t u16
     _O uint32_t u32
 } PORT [32]

    uint32_t RESERVED0 [864]

    __IO uint32_t TER

• uint32_t RESERVED1 [15]

    __IO uint32_t TPR

• uint32_t RESERVED2 [15]

    __IO uint32_t TCR

    uint32_t RESERVED3 [29]

• __O uint32_t IWR

    __I uint32_t IRR

• __IO uint32_t IMCR
• uint32_t RESERVED4 [43]

    __O uint32_t LAR
```

```
• __I uint32_t LSR
    • uint32_t RESERVED5 [6]

    __I uint32_t PID4

    __I uint32_t PID5

    __I uint32_t PID6

    __I uint32_t PID7

    __I uint32_t PID0

    • __I uint32_t PID1

    I uint32 t PID2

    __I uint32_t PID3

    __I uint32_t CID0

    • __I uint32_t CID1

    __I uint32_t CID2

    __I uint32_t CID3

7.16.2 Field Documentation
7.16.2.1 ___I uint32_t CID0
Offset: 0xFF0 (R/) ITM Component Identification Register #0
Definition at line 703 of file core_cm4.h.
7.16.2.2 ___I uint32_t CID1
Offset: 0xFF4 (R/) ITM Component Identification Register #1
Definition at line 704 of file core_cm4.h.
7.16.2.3 __I uint32_t CID2
Offset: 0xFF8 (R/) ITM Component Identification Register #2
Definition at line 705 of file core_cm4.h.
7.16.2.4 I uint32_t CID3
Offset: 0xFFC (R/) ITM Component Identification Register #3
Definition at line 706 of file core cm4.h.
7.16.2.5 ___IO uint32_t IMCR
Offset: 0xF00 (R/W) ITM Integration Mode Control Register
Definition at line 690 of file core_cm4.h.
7.16.2.6 ___I uint32_t IRR
Offset: 0xEFC (R/) ITM Integration Read Register
Definition at line 689 of file core_cm4.h.
```

7.16.2.7 \_\_O uint32\_t IWR Offset: 0xEF8 (/W) ITM Integration Write Register Definition at line 688 of file core cm4.h. 7.16.2.8 \_\_O uint32\_t LAR Offset: 0xFB0 (/W) ITM Lock Access Register Definition at line 692 of file core\_cm4.h. 7.16.2.9 \_\_\_I uint32\_t LSR Offset: 0xFB4 (R/) ITM Lock Status Register Definition at line 693 of file core\_cm4.h. 7.16.2.10 \_\_\_I uint32\_t PID0 Offset: 0xFE0 (R/) ITM Peripheral Identification Register #0 Definition at line 699 of file core\_cm4.h. 7.16.2.11 \_\_\_ I uint32\_t PID1 Offset: 0xFE4 (R/) ITM Peripheral Identification Register #1 Definition at line 700 of file core\_cm4.h. 7.16.2.12 \_\_\_I uint32\_t PID2 Offset: 0xFE8 (R/) ITM Peripheral Identification Register #2 Definition at line 701 of file core\_cm4.h. 7.16.2.13 \_\_\_I uint32\_t PID3 Offset: 0xFEC (R/) ITM Peripheral Identification Register #3 Definition at line 702 of file core cm4.h. 7.16.2.14 \_\_\_I uint32\_t PID4 Offset: 0xFD0 (R/) ITM Peripheral Identification Register #4 Definition at line 695 of file core cm4.h.

7.16.2.15 \_\_\_I uint32\_t PID5

Offset: 0xFD4 (R/) ITM Peripheral Identification Register #5

Definition at line 696 of file core\_cm4.h.

7.16.2.16 \_\_\_I uint32\_t PID6

Offset: 0xFD8 (R/) ITM Peripheral Identification Register #6

Definition at line 697 of file core\_cm4.h.

7.16.2.17 \_\_\_I uint32\_t PID7

Offset: 0xFDC (R/) ITM Peripheral Identification Register #7

Definition at line 698 of file core\_cm4.h.

7.16.2.18 \_\_O { ... } PORT[32]

Offset: 0x000 (/W) ITM Stimulus Port Registers

7.16.2.19 uint32\_t RESERVED0[864]

Definition at line 681 of file core\_cm4.h.

7.16.2.20 uint32\_t RESERVED1[15]

Definition at line 683 of file core cm4.h.

7.16.2.21 uint32\_t RESERVED2[15]

Definition at line 685 of file core\_cm4.h.

7.16.2.22 uint32\_t RESERVED3[29]

Definition at line 687 of file core\_cm4.h.

7.16.2.23 uint32\_t RESERVED4[43]

Definition at line 691 of file core\_cm4.h.

7.16.2.24 uint32\_t RESERVED5[6]

Definition at line 694 of file core\_cm4.h.

7.16.2.25 \_\_\_IO uint32\_t TCR

Offset: 0xE80 (R/W) ITM Trace Control Register

Definition at line 686 of file core\_cm4.h.

7.16.2.26 \_\_\_IO uint32\_t TER

Offset: 0xE00 (R/W) ITM Trace Enable Register

Definition at line 682 of file core\_cm4.h.

```
7.16.2.27 ___IO uint32_t TPR
Offset: 0xE40 (R/W) ITM Trace Privilege Register
Definition at line 684 of file core cm4.h.
7.16.2.28 O uint16_t u16
Offset: 0x000 (/W) ITM Stimulus Port 16-bit
Definition at line 678 of file core cm4.h.
7.16.2.29 __O uint32_t u32
Offset: 0x000 (/W) ITM Stimulus Port 32-bit
Definition at line 679 of file core_cm4.h.
7.16.2.30 __O uint8_t u8
Offset: 0x000 (/W) ITM Stimulus Port 8-bit
Definition at line 677 of file core_cm4.h.
The documentation for this struct was generated from the following file:
    • C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/core cm4.h
        LPC_ADC_T Struct Reference
```

### 7.17.1 Detailed Description

ADC register block structure.

Definition at line 54 of file adc\_5411x.h.

```
#include "adc 5411x.h"
```

#### **Data Fields**

```
    __IO uint32_t CTRL

    IO uint32 t INSEL

union {
    __IO uint32_t SEQ_CTRL [2]
   struct {
      __IO uint32_t SEQA_CTRL
      __IO uint32_t SEQB_CTRL
 };
• union {
      _IO uint32_t SEQ_GDAT [2]
       IO uint32 t SEQA GDAT
       _IO uint32_t SEQB_GDAT
```

```
};
    • __IO uint32_t RESERVED0 [2]
    • __IO uint32_t DAT [12]
    • __IO uint32_t THR_LOW [2]

    __IO uint32_t THR_HIGH [2]

    • __IO uint32_t CHAN_THRSEL

    __IO uint32_t INTEN

    IO uint32 t FLAGS

    __IO uint32_t STARTUP

    __IO uint32_t CALIBR

7.17.2 Field Documentation
7.17.2.1 union { ... }
7.17.2.2 union { ... }
7.17.2.3 ___IO uint32_t CALIBR
Definition at line 83 of file adc_5411x.h.
7.17.2.4 ___IO uint32_t CHAN_THRSEL
Definition at line 79 of file adc 5411x.h.
7.17.2.5 IO uint32_t CTRL
< ADCn Structure
Definition at line 55 of file adc 5411x.h.
7.17.2.6 ___IO uint32_t DAT[12]
Definition at line 76 of file adc_5411x.h.
7.17.2.7 ___IO uint32_t FLAGS
Definition at line 81 of file adc_5411x.h.
7.17.2.8 ___IO uint32_t INSEL
Definition at line 56 of file adc_5411x.h.
7.17.2.9 ___IO uint32_t INTEN
Definition at line 80 of file adc_5411x.h.
7.17.2.10 IO uint32_t RESERVED0[2]
Definition at line 75 of file adc_5411x.h.
```

7.17.2.11 \_\_IO uint32\_t SEQ\_CTRL[2]

Definition at line 58 of file adc\_5411x.h.

7.17.2.12 \_\_\_IO uint32\_t SEQ\_GDAT[2]

Definition at line 67 of file adc\_5411x.h.

7.17.2.13 \_\_\_IO uint32\_t SEQA\_CTRL

Definition at line 60 of file adc\_5411x.h.

7.17.2.14 \_\_IO uint32\_t SEQA\_GDAT

Definition at line 69 of file adc\_5411x.h.

7.17.2.15 \_\_\_IO uint32\_t SEQB\_CTRL

Definition at line 61 of file adc\_5411x.h.

7.17.2.16 IO uint32\_t SEQB\_GDAT

Definition at line 70 of file adc\_5411x.h.

7.17.2.17 \_\_\_IO uint32\_t STARTUP

Definition at line 82 of file adc\_5411x.h.

7.17.2.18 \_\_\_IO uint32\_t THR\_HIGH[2]

Definition at line 78 of file adc\_5411x.h.

7.17.2.19 \_\_IO uint32\_t THR\_LOW[2]

Definition at line 77 of file adc 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/adc\_5411x.h

### 7.18 LPC\_ASYNC\_SYSCON\_T Struct Reference

#### 7.18.1 Detailed Description

LPC5411X Asynchronous system configuration register block structure.

Definition at line 152 of file syscon\_5411x.h.

#include "syscon\_5411x.h"

#### **Data Fields**

- \_\_IO uint32\_t AYSNCPRESETCTRL
- \_O uint32\_t ASYNCPRESETCTRLSET
- \_\_O uint32\_t ASYNCPRESETCTRLCLR
- \_\_I uint32\_t RESERVED0
- \_IO uint32\_t ASYNCAPBCLKCTRL
- \_\_IO uint32\_t ASYNCAPBCLKCTRLSET
- \_IO uint32\_t ASYNCAPBCLKCTRLCLR
- \_\_I uint32\_t RESERVED1
- \_\_IO uint32\_t ASYNCAPBCLKSELA

#### 7.18.2 Field Documentation

7.18.2.1 \_\_\_IO uint32\_t ASYNCAPBCLKCTRL

clk enable register

Definition at line 157 of file syscon\_5411x.h.

7.18.2.2 \_\_\_IO uint32\_t ASYNCAPBCLKCTRLCLR

clk enable Clr register

Definition at line 159 of file syscon\_5411x.h.

7.18.2.3 \_\_IO uint32\_t ASYNCAPBCLKCTRLSET

clk enable Set register

Definition at line 158 of file syscon\_5411x.h.

7.18.2.4 \_\_\_IO uint32\_t ASYNCAPBCLKSELA

clk source mux A register

Definition at line 161 of file syscon\_5411x.h.

7.18.2.5 \_\_O uint32\_t ASYNCPRESETCTRLCLR

peripheral reset Clr register

Definition at line 155 of file syscon\_5411x.h.

7.18.2.6 \_\_O uint32\_t ASYNCPRESETCTRLSET

peripheral reset Set register

Definition at line 154 of file syscon\_5411x.h.

7.18.2.7 \_\_\_IO uint32\_t AYSNCPRESETCTRL

peripheral reset register

Definition at line 153 of file syscon\_5411x.h.

```
7.18.2.8 __I uint32_t RESERVED0
```

Definition at line 156 of file syscon\_5411x.h.

```
7.18.2.9 ___I uint32_t RESERVED1
```

Definition at line 160 of file syscon\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/syscon\_5411x.h

### 7.19 LPC\_CRC\_T Struct Reference

### 7.19.1 Detailed Description

CRC register block structure.

Definition at line 47 of file crc\_5411x.h.

```
#include "crc_5411x.h"
```

#### **Data Fields**

```
__IO uint32_t MODE
__IO uint32_t SEED
union {
    __I uint32_t SUM
    __O uint32_t WRDATA32
    __O uint16_t WRDATA16
    __O uint8_t WRDATA8
};
```

#### 7.19.2 Field Documentation

```
7.19.2.1 union { ... }

7.19.2.2 __IO uint32_t MODE

< CRC Structure CRC Mode Register

Definition at line 48 of file crc_5411x.h.

7.19.2.3 __IO uint32_t SEED

CRC SEED Register

Definition at line 49 of file crc_5411x.h.
```

CRC Checksum Register.

7.19.2.4 \_\_\_I uint32\_t SUM

Definition at line 51 of file crc\_5411x.h.

7.19.2.5 \_\_O uint16\_t WRDATA16

CRC Data Register: write size 16-bit

Definition at line 53 of file crc\_5411x.h.

7.19.2.6 \_\_O uint32\_t WRDATA32

CRC Data Register: write size 32-bit Definition at line 52 of file crc\_5411x.h.

7.19.2.7 O uint8\_t WRDATA8

CRC Data Register: write size 8-bit

Definition at line 54 of file crc 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/crc\_5411x.h

### 7.20 LPC\_DMA\_CHANNEL\_T Struct Reference

### 7.20.1 Detailed Description

DMA Controller shared registers structure.

Definition at line 75 of file dma\_5411x.h.

#include "dma\_5411x.h"

#### **Data Fields**

- \_\_IO uint32\_t CFG
- \_\_IO uint32\_t CTLSTAT
- \_\_IO uint32\_t XFERCFG
- \_\_I uint32\_t RESERVED

### 7.20.2 Field Documentation

7.20.2.1 \_\_\_IO uint32\_t CFG

< DMA channel register structure DMA Configuration register

Definition at line 76 of file dma\_5411x.h.

7.20.2.2 \_\_\_IO uint32\_t CTLSTAT

DMA Control and status register

Definition at line 77 of file dma\_5411x.h.

7.20.2.3 I uint32\_t RESERVED

Definition at line 79 of file dma\_5411x.h.

```
7.20.2.4 __IO uint32_t XFERCFG
```

DMA Transfer configuration register

Definition at line 78 of file dma\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_5411x.h

### 7.21 LPC\_DMA\_COMMON\_T Struct Reference

### 7.21.1 Detailed Description

DMA Controller shared registers structure.

Definition at line 46 of file dma 5411x.h.

```
#include "dma_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t ENABLESET
- I uint32 t RESERVED0
- \_\_O uint32\_t ENABLECLR
- I uint32 t RESERVED1
- \_\_I uint32\_t ACTIVE
- \_\_I uint32\_t RESERVED2
- \_\_I uint32\_t BUSY
- \_\_I uint32\_t RESERVED3
- \_\_IO uint32\_t ERRINT
- \_\_I uint32\_t RESERVED4
- \_\_IO uint32\_t INTENSET
- \_\_I uint32\_t RESERVED5
- \_\_O uint32\_t INTENCLR
- \_\_I uint32\_t RESERVED6
- \_\_IO uint32\_t INTA
- \_\_I uint32\_t RESERVED7
- \_\_IO uint32\_t INTB
- \_\_I uint32\_t RESERVED8
- \_O uint32\_t SETVALID
- \_\_I uint32\_t RESERVED9
- \_O uint32\_t SETTRIG
- \_\_I uint32\_t RESERVED10
- \_O uint32\_t ABORT

### 7.21.2 Field Documentation

7.21.2.1 \_\_O uint32\_t ABORT

DMA Channel Abort control for all DMA channels

Definition at line 69 of file dma\_5411x.h.

7.21.2.2 \_\_I uint32\_t ACTIVE

DMA Channel Active status for all DMA channels

Definition at line 51 of file dma\_5411x.h.

7.21.2.3 \_\_\_I uint32\_t BUSY

DMA Channel Busy status for all DMA channels

Definition at line 53 of file dma\_5411x.h.

7.21.2.4 \_\_O uint32\_t ENABLECLR

DMA Channel Enable Clear for all DMA channels

Definition at line 49 of file dma\_5411x.h.

7.21.2.5 \_\_IO uint32\_t ENABLESET

< DMA shared registers structure DMA Channel Enable read and Set for all DMA channels

Definition at line 47 of file dma\_5411x.h.

7.21.2.6 **IO** uint32\_t ERRINT

DMA Error Interrupt status for all DMA channels

Definition at line 55 of file dma\_5411x.h.

7.21.2.7 \_\_\_IO uint32\_t INTA

DMA Interrupt A status for all DMA channels

Definition at line 61 of file dma\_5411x.h.

7.21.2.8 \_\_\_IO uint32\_t INTB

DMA Interrupt B status for all DMA channels

Definition at line 63 of file dma\_5411x.h.

7.21.2.9 \_\_O uint32\_t INTENCLR

DMA Interrupt Enable Clear for all DMA channels

Definition at line 59 of file dma\_5411x.h.

7.21.2.10 \_\_IO uint32\_t INTENSET

DMA Interrupt Enable read and Set for all DMA channels

Definition at line 57 of file dma\_5411x.h.

7.21.2.11 \_\_\_I uint32\_t RESERVED0 Definition at line 48 of file dma\_5411x.h. 7.21.2.12 \_\_\_I uint32\_t RESERVED1 Definition at line 50 of file dma\_5411x.h. 7.21.2.13 \_\_\_I uint32\_t RESERVED10 Definition at line 68 of file dma\_5411x.h. 7.21.2.14 \_\_\_I uint32\_t RESERVED2 Definition at line 52 of file dma\_5411x.h. 7.21.2.15 \_\_\_I uint32\_t RESERVED3 Definition at line 54 of file dma\_5411x.h. 7.21.2.16 \_\_\_I uint32\_t RESERVED4 Definition at line 56 of file dma\_5411x.h. 7.21.2.17 \_\_\_I uint32\_t RESERVED5 Definition at line 58 of file dma\_5411x.h. 7.21.2.18 \_\_\_I uint32\_t RESERVED6 Definition at line 60 of file dma\_5411x.h. 7.21.2.19 \_\_\_I uint32\_t RESERVED7 Definition at line 62 of file dma\_5411x.h. 7.21.2.20 I uint32\_t RESERVED8 Definition at line 64 of file dma\_5411x.h. 7.21.2.21 \_\_\_I uint32\_t RESERVED9 Definition at line 66 of file dma\_5411x.h. 7.21.2.22 \_\_O uint32\_t SETTRIG DMA Set Trigger control bits for all DMA channels

Definition at line 67 of file dma\_5411x.h.

7.21.2.23 \_\_O uint32\_t SETVALID

DMA Set ValidPending control bits for all DMA channels

Definition at line 65 of file dma 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_5411x.h

### 7.22 LPC\_DMA\_T Struct Reference

### 7.22.1 Detailed Description

DMA Controller register block structure.

Definition at line 88 of file dma\_5411x.h.

#include "dma\_5411x.h"

#### **Data Fields**

- volatile uint32\_t CTRL
- volatile uint32\_t INTSTAT
- volatile uint32 t SRAMBASE
- volatile uint32\_t RESERVED2 [5]
- LPC\_DMA\_COMMON\_T DMACOMMON [1]
- volatile uint32\_t RESERVED0 [225]
- LPC\_DMA\_CHANNEL\_T DMACH [MAX\_DMA\_CHANNEL]

#### 7.22.2 Field Documentation

7.22.2.1 volatile uint32\_t CTRL

< DMA Structure DMA control register

Definition at line 89 of file dma\_5411x.h.

#### 7.22.2.2 LPC\_DMA\_CHANNEL\_T DMACH[MAX\_DMA\_CHANNEL]

DMA channel registers

Definition at line 95 of file dma\_5411x.h.

### 7.22.2.3 LPC\_DMA\_COMMON\_T DMACOMMON[1]

DMA shared channel (common) registers

Definition at line 93 of file dma\_5411x.h.

7.22.2.4 volatile uint32\_t INTSTAT

DMA Interrupt status register

Definition at line 90 of file dma\_5411x.h.

7.22.2.5 volatile uint32\_t RESERVED0[225]

Definition at line 94 of file dma\_5411x.h.

7.22.2.6 volatile uint32\_t RESERVED2[5]

Definition at line 92 of file dma 5411x.h.

7.22.2.7 volatile uint32\_t SRAMBASE

DMA SRAM address of the channel configuration table

Definition at line 91 of file dma\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_5411x.h

### 7.23 LPC\_DMIC\_Channel\_Type Struct Reference

### 7.23.1 Detailed Description

Definition at line 44 of file dmic 5411x.h.

#include "dmic\_5411x.h"

### **Data Fields**

- \_\_IO uint32\_t OSR
- IO uint32 t DIVHFCLK
- \_IO uint32\_t PREAC2FSCOEF
- \_\_IO uint32\_t PREAC4FSCOEF
- \_\_IO uint32\_t GAINSHFT
- \_\_IO uint32\_t TDM96EN
- \_\_IO uint32\_t TDM19EN
- \_\_IO uint32\_t reserved [25]
- \_\_IO uint32\_t FIFO\_CTRL
- \_\_IO uint32\_t FIFO\_STATUS
- \_\_IO uint32\_t FIFO\_DATA
- \_\_IO uint32\_t PHY\_CTRL
- \_\_IO uint32\_t DC\_CTRL
- \_\_IO uint32\_t reserved1 [27]

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dmic\_5411x.h

### 7.24 LPC\_DMIC\_T Struct Reference

### 7.24.1 Detailed Description

Definition at line 62 of file dmic\_5411x.h.

#include "dmic\_5411x.h"

#### **Data Fields**

- \_\_IO LPC\_DMIC\_Channel\_Type CHANNEL [15]
- \_\_IO uint32\_t CHANEN
- \_\_IO uint32\_t reserved0 [2]
- \_\_IO uint32\_t IOCFG
- \_\_IO uint32\_t USE2FS
- \_\_IO uint32\_t reserved [27]
- \_\_IO uint32\_t HWVADGAIN
- \_\_IO uint32\_t HWVADHPFS
- IO uint32 t HWVADST10
- \_\_IO uint32\_t HWVADRSTT
- \_\_IO uint32\_t HWVADTHGN
- \_\_IO uint32\_t HWVADTHGS
- \_\_IO uint32\_t HWVADLOWZ
- \_\_IO uint32\_t reserved1 [24]
- \_O uint32\_t ID

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dmic\_5411x.h

### 7.25 LPC\_GPIO\_T Struct Reference

### 7.25.1 Detailed Description

GPIO port register block structure.

Definition at line 47 of file gpio\_5411x.h.

```
#include "gpio_5411x.h"
```

#### **Data Fields**

- \_\_IO uint8\_t B [128][32]
- \_\_IO uint32\_t W [32][32]
- \_\_IO uint32\_t DIR [32]
- \_\_IO uint32\_t MASK [32]
- \_\_IO uint32\_t PIN [32]
- \_\_IO uint32\_t MPIN [32]
- \_\_IO uint32\_t SET [32]
- \_\_O uint32\_t CLR [32]
- \_O uint32\_t NOT [32]

### 7.25.2 Field Documentation

7.25.2.1 \_\_IO uint8\_t B[128][32]

< GPIO\_PORT Structure Offset 0x0000: Byte pin registers ports 0 to n; pins PIOn\_0 to PIOn\_31 Definition at line 48 of file gpio\_5411x.h.

7.25.2.2 \_\_O uint32\_t CLR[32]

Offset 0x2280: Clear port n

Definition at line 55 of file gpio\_5411x.h.

7.25.2.3 \_\_\_IO uint32\_t DIR[32]

Offset 0x2000: Direction registers port n
Definition at line 50 of file gpio\_5411x.h.

7.25.2.4 \_\_\_IO uint32\_t MASK[32]

Offset 0x2080: Mask register port n
Definition at line 51 of file gpio\_5411x.h.

7.25.2.5 \_\_\_IO uint32\_t MPIN[32]

Offset 0x2180: Masked port register port n Definition at line 53 of file gpio\_5411x.h.

7.25.2.6 \_\_O uint32\_t NOT[32]

Offset 0x2300: Toggle port n

Definition at line 56 of file gpio\_5411x.h.

7.25.2.7 \_\_\_IO uint32\_t PIN[32]

Offset 0x2100: Portpin register port n
Definition at line 52 of file gpio\_5411x.h.

7.25.2.8 \_\_\_IO uint32\_t SET[32]

Offset 0x2200: Write: Set register for port n Read: output bits for port n

Definition at line 54 of file gpio\_5411x.h.

7.25.2.9 \_\_\_IO uint32\_t W[32][32]

Offset 0x1000: Word pin registers port 0 to n

Definition at line 49 of file gpio\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/gpio\_5411x.h

### 7.26 LPC\_GPIOGROUPINT\_T Struct Reference

### 7.26.1 Detailed Description

GPIO grouped interrupt register block structure.

Definition at line 47 of file gpiogroup\_5411x.h.

```
#include "gpiogroup_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_I uint32\_t RESERVED0 [7]
- \_\_IO uint32\_t PORT\_POL [8]
- \_\_IO uint32\_t PORT\_ENA [8]
- uint32\_t RESERVED1 [4072]

#### 7.26.2 Field Documentation

```
7.26.2.1 ___IO uint32_t CTRL
```

< GPIO\_GROUP\_INTn Structure GPIO grouped interrupt control register

Definition at line 48 of file gpiogroup\_5411x.h.

```
7.26.2.2 ___IO uint32_t PORT_ENA[8]
```

GPIO grouped interrupt port m enable register

Definition at line 51 of file gpiogroup\_5411x.h.

```
7.26.2.3 ___IO uint32_t PORT_POL[8]
```

GPIO grouped interrupt port polarity register

Definition at line 50 of file gpiogroup\_5411x.h.

```
7.26.2.4 ___I uint32_t RESERVED0[7]
```

Definition at line 49 of file gpiogroup\_5411x.h.

```
7.26.2.5 uint32_t RESERVED1[4072]
```

Definition at line 52 of file gpiogroup\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/gpiogroup\_5411x.h

# 7.27 LPC\_I2S\_T Struct Reference

### 7.27.1 Detailed Description

I2S register block structure.

Definition at line 42 of file i2s\_5411x.h.

```
#include "i2s_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t RESERVED0A [768]
- \_\_IO uint32\_t CFG1
- \_\_IO uint32\_t CFG2
- \_\_IO uint32\_t STAT
- \_\_I uint32\_t RESERVED00 [4]
- \_\_IO uint32\_t DIV
- \_\_I uint32\_t RESERVED0 [120]
- \_\_IO uint32\_t FIFOCFG
- \_\_IO uint32\_t FIFOSTAT
- \_\_IO uint32\_t FIFOTRIG
- \_\_IO uint32\_t FIFOINTENSET
- \_\_IO uint32\_t FIFOINTENCLR
- \_\_IO uint32\_t FIFOINTSTAT
- \_O uint32\_t FIFOWR
- \_\_I uint32\_t FIFORD
- \_\_I uint32\_t FIFORDNOPOP
- \_\_I uint32\_t FIFORD48HNOPOP
- \_\_I uint32\_t RESERVED5 [108]
- \_\_IO uint32\_t PSELID
- \_\_I uint32\_t PID

#### 7.27.2 Field Documentation

7.27.2.1 \_\_IO uint32\_t CFG1

Offset: 0xC00 Configuration register #1

Definition at line 44 of file i2s\_5411x.h.

7.27.2.2 \_\_\_IO uint32\_t CFG2

Offset: 0xC04 Configuration register #2

Definition at line 45 of file i2s\_5411x.h.

7.27.2.3 \_\_\_IO uint32\_t DIV

Offset: 0xC1C Clock divider, used by all channel pairs.

Definition at line 48 of file i2s 5411x.h.

7.27.2.4 \_\_IO uint32\_t FIFOCFG

I2S FIFO Specific registers Offset: 0xE00 FIFO Configuration register

Definition at line 52 of file i2s\_5411x.h.

7.27.2.5 \_\_\_IO uint32\_t FIFOINTENCLR

Offset: 0xE14 FIFO Interrupt enable CLEAR register

Definition at line 57 of file i2s\_5411x.h.

7.27.2.6 \_\_IO uint32\_t FIFOINTENSET

Offset: 0xE10 FIFO Interrupt enable SET register

Definition at line 56 of file i2s\_5411x.h.

7.27.2.7 \_\_\_IO uint32\_t FIFOINTSTAT

Offset: 0xE18 FIFO Interrupt Status register

Definition at line 58 of file i2s\_5411x.h.

7.27.2.8 \_\_I uint32\_t FIFORD

Offset: 0xE30 FIFO Data read register Definition at line 63 of file i2s\_5411x.h.

7.27.2.9 \_\_I uint32\_t FIFORD48HNOPOP

Offset: 0xE44 FIFO data read for upper data bits with no FIFO pop

Definition at line 67 of file i2s\_5411x.h.

7.27.2.10 I uint32\_t FIFORDNOPOP

Offset: 0xE40 FIFO data read with no FIFO pop

Definition at line 66 of file i2s\_5411x.h.

7.27.2.11 \_\_IO uint32\_t FIFOSTAT

Offset: 0xE04 FIFO Status register

Definition at line 53 of file i2s\_5411x.h.

7.27.2.12 \_\_\_IO uint32\_t FIFOTRIG

Offset: 0xE08 FIFO Trigger level register

Definition at line 54 of file i2s\_5411x.h.

7.27.2.13 \_\_O uint32\_t FIFOWR

Offset: 0xE20 FIFO Data write register

Definition at line 60 of file i2s\_5411x.h.

7.27.2.14 \_\_\_I uint32\_t PID

Offset: 0xFFC Module identification register

Definition at line 72 of file i2s\_5411x.h.

```
7.27.2.15 __IO uint32_t PSELID
```

FLEXCOMM Interface registers Offset: 0xFF8 Peripheral select/identification register

Definition at line 71 of file i2s 5411x.h.

7.27.2.16 \_\_\_I uint32\_t RESERVED0[120]

Offset: 0xC10 Reserved member

Definition at line 49 of file i2s\_5411x.h.

7.27.2.17 \_\_\_I uint32\_t RESERVED00[4]

Offset: 0xC0C Reserved registers

Definition at line 47 of file i2s\_5411x.h.

7.27.2.18 \_\_IO uint32\_t RESERVED0A[768]

< I2S Structure

Definition at line 43 of file i2s\_5411x.h.

7.27.2.19 \_\_\_I uint32\_t RESERVED5[108]

Offset: 0xE48 Reserved register

Definition at line 68 of file i2s 5411x.h.

7.27.2.20 IO uint32\_t STAT

Offset: 0xC08 Status register

Definition at line 46 of file i2s\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2s\_5411x.h

# 7.28 LPC\_INMUX\_T Struct Reference

# 7.28.1 Detailed Description

LPC5411X Input Mux Register Block Structure.

Definition at line 47 of file inmux 5411x.h.

#include "inmux\_5411x.h"

### **Data Fields**

- \_\_I uint32\_t RESERVED1 [48]
- \_\_IO uint32\_t PINTSEL [8]
- \_\_IO uint32\_t DMA\_ITRIG\_INMUX [22]
- \_\_I uint32\_t RESERVED2 [10]

• \_\_IO uint32\_t DMA\_OTRIG\_INMUX [4] \_\_I uint32\_t RESERVED3 [4] \_\_IO uint32\_t FREQMEAS\_REF \_IO uint32\_t FREQMEAS\_TARGET 7.28.2 Field Documentation 7.28.2.1 \_\_\_IO uint32\_t DMA\_ITRIG\_INMUX[22] Input mux register for DMA trigger inputs Definition at line 50 of file inmux\_5411x.h. 7.28.2.2 \_\_IO uint32\_t DMA\_OTRIG\_INMUX[4] Input mux register for DMA trigger inputs Definition at line 52 of file inmux\_5411x.h. 7.28.2.3 \_\_IO uint32\_t FREQMEAS\_REF Clock selection for frequency measurement ref clock Definition at line 54 of file inmux\_5411x.h. 7.28.2.4 IO uint32\_t FREQMEAS\_TARGET Clock selection for frequency measurement target clock Definition at line 55 of file inmux\_5411x.h. 7.28.2.5 \_\_\_IO uint32\_t PINTSEL[8] Pin interrupt select registers Definition at line 49 of file inmux\_5411x.h. 7.28.2.6 \_\_I uint32\_t RESERVED1[48] < INMUX Structure Definition at line 48 of file inmux\_5411x.h. 7.28.2.7 \_\_\_I uint32\_t RESERVED2[10]

7.28.2.8 \_\_\_I uint32\_t RESERVED3[4]

Definition at line 53 of file inmux\_5411x.h.

Definition at line 51 of file inmux 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/inmux\_5411x.h

# 7.29 LPC\_IOCON\_T Struct Reference

### 7.29.1 Detailed Description

LPC5411X IO Configuration Unit register block structure.

Definition at line 47 of file iocon\_5411x.h.

```
#include "iocon_5411x.h"
```

#### **Data Fields**

• \_\_IO uint32\_t PIO [2][32]

#### 7.29.2 Field Documentation

```
7.29.2.1 __IO uint32_t PIO[2][32]
```

< LPC5411X IOCON Structure

Definition at line 48 of file iocon\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/iocon 5411x.h

# 7.30 LPC\_MBOX\_T Struct Reference

### 7.30.1 Detailed Description

Mailbox register structure

Definition at line 60 of file mailbox 5411x.h.

```
#include "mailbox_5411x.h"
```

### **Data Fields**

- LPC\_MBOXIRQ\_T BOX [MAILBOX\_AVAIL]
- LPC MBOXIRQ T RESERVED1 [15-MAILBOX AVAIL]
- \_\_I uint32\_t RESERVED2 [2]
- \_\_IO uint32\_t MUTEX

### 7.30.2 Field Documentation

```
7.30.2.1 LPC_MBOXIRQ_T BOX[MAILBOX_AVAIL]
```

< Mailbox register structure Mailbox, offset 0 = M0+, offset 1 = M4

Definition at line 61 of file mailbox\_5411x.h.

7.30.2.2 \_\_\_IO uint32\_t MUTEX

Mutex

Definition at line 64 of file mailbox\_5411x.h.

### 7.30.2.3 LPC\_MBOXIRQ\_T RESERVED1[15-MAILBOX\_AVAIL]

Definition at line 62 of file mailbox\_5411x.h.

7.30.2.4 \_\_\_I uint32\_t RESERVED2[2]

Definition at line 63 of file mailbox 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/mailbox\_5411x.h

# 7.31 LPC MBOXIRQ T Struct Reference

### 7.31.1 Detailed Description

Individual mailbox IRQ structure

Definition at line 52 of file mailbox\_5411x.h.

#include "mailbox\_5411x.h"

#### **Data Fields**

- \_\_IO uint32\_t IRQ
- \_O uint32\_t IRQSET
- \_O uint32\_t IRQCLR
- \_\_I uint32\_t RESERVED

#### 7.31.2 Field Documentation

7.31.2.1 IO uint32\_t IRQ

Mailbox data

Definition at line 53 of file mailbox\_5411x.h.

7.31.2.2 \_\_O uint32\_t IRQCLR

Mailbox dataclearset bits only

Definition at line 55 of file mailbox\_5411x.h.

7.31.2.3 \_\_\_O uint32\_t IRQSET

Mailbox data set bits only

Definition at line 54 of file mailbox\_5411x.h.

7.31.2.4 \_\_\_I uint32\_t RESERVED

Definition at line 56 of file mailbox\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/mailbox\_5411x.h

# 7.32 LPC\_MRT\_CH\_T Struct Reference

### 7.32.1 Detailed Description

MRT register block structure.

Definition at line 53 of file mrt\_5411x.h.

```
#include "mrt_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t INTVAL
- \_O uint32\_t TIMER
- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t STAT

### 7.32.2 Field Documentation

```
7.32.2.1 __IO uint32_t CTRL
```

Timer control register

Definition at line 56 of file mrt 5411x.h.

```
7.32.2.2 ___IO uint32_t INTVAL
```

Timer interval register

Definition at line 54 of file mrt\_5411x.h.

```
7.32.2.3 ___IO uint32_t STAT
```

Timer status register

Definition at line 57 of file mrt\_5411x.h.

```
7.32.2.4 __O uint32_t TIMER
```

Timer register

Definition at line 55 of file mrt\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/mrt\_5411x.h

# 7.33 LPC\_MRT\_T Struct Reference

### 7.33.1 Detailed Description

MRT register block structure.

Definition at line 63 of file mrt\_5411x.h.

```
#include "mrt_5411x.h"
```

#### **Data Fields**

```
    LPC_MRT_CH_T CHANNEL [MRT_CHANNELS_NUM]
```

```
• uint32_t unused [44]
```

- \_\_IO uint32\_t MODCFG
- \_\_O uint32\_t IDLE\_CH
- \_\_IO uint32\_t IRQ\_FLAG

#### 7.33.2 Field Documentation

```
7.33.2.1 LPC_MRT_CH_T CHANNEL[MRT_CHANNELS_NUM]
```

Definition at line 64 of file mrt 5411x.h.

```
7.33.2.2 __O uint32_t IDLE_CH
```

Definition at line 67 of file mrt\_5411x.h.

```
7.33.2.3 ___IO uint32_t IRQ_FLAG
```

Definition at line 68 of file mrt\_5411x.h.

```
7.33.2.4 IO uint32_t MODCFG
```

Definition at line 66 of file mrt\_5411x.h.

7.33.2.5 uint32\_t unused[44]

Definition at line 65 of file mrt\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/mrt 5411x.h

# 7.34 LPC\_PIN\_INT\_T Struct Reference

### 7.34.1 Detailed Description

LPC5411X Pin Interrupt and Pattern Match register block structure.

Definition at line 47 of file pinint\_5411x.h.

```
#include "pinint_5411x.h"
```

### **Data Fields**

- \_\_IO uint32\_t ISEL
- \_\_IO uint32\_t IENR
- \_\_O uint32\_t SIENR
- \_\_O uint32\_t CIENR
- \_\_IO uint32\_t IENF
- \_O uint32\_t SIENF

• \_\_O uint32\_t CIENF \_\_IO uint32\_t RISE • \_\_IO uint32\_t FALL \_\_IO uint32\_t IST • \_\_IO uint32\_t PMCTRL IO uint32 t PMSRC • \_\_IO uint32\_t PMCFG 7.34.2 Field Documentation 7.34.2.1 \_\_O uint32\_t CIENF Clear Pin Interrupt Enable Falling Edge / Active Level address Definition at line 54 of file pinint\_5411x.h. 7.34.2.2 O uint32\_t CIENR Clear Pin Interrupt Enable (Rising) register Definition at line 51 of file pinint\_5411x.h. 7.34.2.3 \_\_IO uint32\_t FALL Pin Interrupt Falling Edge register Definition at line 56 of file pinint\_5411x.h. 7.34.2.4 IO uint32\_t IENF Pin Interrupt Enable Falling Edge / Active Level register Definition at line 52 of file pinint\_5411x.h. 7.34.2.5 \_\_IO uint32\_t IENR Pin Interrupt Enable (Rising) register Definition at line 49 of file pinint\_5411x.h. 7.34.2.6 IO uint32\_t ISEL < PIN\_INT Structure Pin Interrupt Mode register Definition at line 48 of file pinint 5411x.h. 7.34.2.7 \_\_IO uint32\_t IST Pin Interrupt Status register

Definition at line 57 of file pinint\_5411x.h.

7.34.2.8 \_\_IO uint32\_t PMCFG

GPIO pattern match interrupt bit slice configuration register

Definition at line 60 of file pinint\_5411x.h.

7.34.2.9 \_\_\_IO uint32\_t PMCTRL

GPIO pattern match interrupt control register

Definition at line 58 of file pinint\_5411x.h.

7.34.2.10 \_\_\_IO uint32\_t PMSRC

GPIO pattern match interrupt bit-slice source register

Definition at line 59 of file pinint 5411x.h.

7.34.2.11 \_\_\_IO uint32\_t RISE

Pin Interrupt Rising Edge register

Definition at line 55 of file pinint\_5411x.h.

7.34.2.12 \_\_O uint32\_t SIENF

Set Pin Interrupt Enable Falling Edge / Active Level register

Definition at line 53 of file pinint\_5411x.h.

7.34.2.13 \_\_O uint32\_t SIENR

Set Pin Interrupt Enable (Rising) register

Definition at line 50 of file pinint\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pinint\_5411x.h

# 7.35 LPC\_PMU\_T Struct Reference

### 7.35.1 Detailed Description

PMU register block structure.

Note

Most of the PMU support is handled by the PMU library.

Definition at line 48 of file pmu\_5411x.h.

#include "pmu\_5411x.h"

#### **Data Fields**

- \_\_I uint32\_t RESERVED0 [17]
- \_\_IO uint32\_t BODCTRL

# 7.35.2 Field Documentation

```
7.35.2.1 IO uint32_t BODCTRL
```

Definition at line 50 of file pmu\_5411x.h.

```
7.35.2.2 __I uint32_t RESERVED0[17]
```

Definition at line 49 of file pmu 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pmu\_5411x.h

# 7.36 LPC\_ROM\_API\_T Struct Reference

### 7.36.1 Detailed Description

High level ROM API structure.

Definition at line 53 of file romapi 5411x.h.

```
#include "romapi_5411x.h"
```

#### **Data Fields**

- const uint32\_t usbdApiBase
- const uint32\_t reserved\_clib
- const uint32\_t reserved\_power
- · const uint32\_t reserved\_div
- const uint32\_t reserved\_usart
- const uint32\_t reserved\_i2cm
- const uint32\_t reserved\_i2cs
- const uint32\_t reserved\_i2cmon
- const uint32\_t reserved\_spim
- · const uint32 t reserved spis
- · const uint32\_t reserved\_dmaaltd
- const uint32\_t reserved\_adcaltd
- const uint32\_t reserved\_uartalt
- · const uint32\_t reserved\_flexcomm

# 7.36.2 Field Documentation

7.36.2.1 const uint32\_t reserved\_adcaltd

### Reserved

Definition at line 65 of file romapi\_5411x.h.

7.36.2.2 const uint32\_t reserved\_clib Reserved Definition at line 55 of file romapi\_5411x.h. 7.36.2.3 const uint32\_t reserved\_div Reserved Definition at line 57 of file romapi\_5411x.h. 7.36.2.4 const uint32\_t reserved\_dmaaltd Reserved Definition at line 64 of file romapi\_5411x.h. 7.36.2.5 const uint32\_t reserved\_flexcomm Reserved Definition at line 67 of file romapi\_5411x.h. 7.36.2.6 const uint32\_t reserved\_i2cm Reserved Definition at line 59 of file romapi\_5411x.h. 7.36.2.7 const uint32\_t reserved\_i2cmon Reserved Definition at line 61 of file romapi\_5411x.h. 7.36.2.8 const uint32\_t reserved\_i2cs Reserved Definition at line 60 of file romapi\_5411x.h. 7.36.2.9 const uint32\_t reserved\_power Reserved Definition at line 56 of file romapi\_5411x.h. 7.36.2.10 const uint32\_t reserved\_spim Reserved

Definition at line 62 of file romapi\_5411x.h.

7.36.2.11 const uint32\_t reserved\_spis

Reserved

Definition at line 63 of file romapi\_5411x.h.

7.36.2.12 const uint32\_t reserved\_uartalt

Reserved

Definition at line 66 of file romapi\_5411x.h.

7.36.2.13 const uint32\_t reserved\_usart

Reserved

Definition at line 58 of file romapi\_5411x.h.

7.36.2.14 const uint32\_t usbdApiBase

**USB API Base** 

Definition at line 54 of file romapi\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/romapi\_5411x.h

# 7.37 LPC\_RTC\_T Struct Reference

# 7.37.1 Detailed Description

LPC5411X Real Time clock register block structure.

Definition at line 47 of file rtc\_5411x.h.

#include "rtc\_5411x.h"

#### **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t MATCH
- \_IO uint32\_t COUNT
- \_\_IO uint32\_t WAKE

#### 7.37.2 Field Documentation

7.37.2.1 \_\_\_IO uint32\_t COUNT

RTC counter register

Definition at line 50 of file rtc\_5411x.h.

```
7.37.2.2 ___IO uint32_t CTRL
< RTC RTC control register
Definition at line 48 of file rtc 5411x.h.
7.37.2.3 ___IO uint32_t MATCH
PRTC match (alarm) register
Definition at line 49 of file rtc_5411x.h.
7.37.2.4 ___IO uint32_t WAKE
RTC high-resolution/wake-up timer control register
Definition at line 51 of file rtc_5411x.h.
The documentation for this struct was generated from the following file:

    C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_5411x.h

7.38
        LPC_SCT_T Struct Reference
7.38.1
        Detailed Description
State Configurable Timer register block structure.
Definition at line 56 of file sct_5411x.h.
#include "sct_5411x.h"
Data Fields

    __IO uint32_t CONFIG

    • union {
         _IO uint32_t CTRL_U
        struct {
            IO uint16 t CTRL L
            _IO uint16_t CTRL_H
      };

    __IO uint16_t LIMIT_L

    __IO uint16_t LIMIT_H

    __IO uint16_t HALT_L

    __IO uint16_t HALT_H

    __IO uint16_t STOP_L

    __IO uint16_t STOP_H

    __IO uint16_t START_L

    __IO uint16_t START_H

    • uint32_t RESERVED1 [10]
    union {
```

\_IO uint32\_t COUNT\_U

\_\_IO uint16\_t COUNT\_L

struct {

```
__IO uint16_t COUNT_H
   }
 };

    __IO uint16_t STATE_L

    __IO uint16_t STATE_H

• __I uint32_t INPUT

    IO uint16 t REGMODE L

• __IO uint16_t REGMODE_H

    __IO uint32_t OUTPUT

    __IO uint32_t OUTPUTDIRCTRL

    __IO uint32_t RES

    __IO uint32_t DMA0REQUEST

    __IO uint32_t DMA1REQUEST

• uint32_t RESERVED2 [35]
• __IO uint32_t EVEN

    __IO uint32_t EVFLAG

• __IO uint32_t CONEN

    __IO uint32_t CONFLAG

• union {
   union {
      uint32_t U
      struct {
        uint16 t L
        uint16_t H
   } MATCH [CONFIG_SCT_nRG]
    union {
      uint32_t U
      struct {
        uint16_t L
        uint16_t H
   } CAP [CONFIG_SCT_nRG]
uint32_t RESERVED3 [48+(16-CONFIG_SCT_nRG)]
• union {
   union {
      uint32 t U
      struct {
        uint16_t L
        uint16_t H
   } MATCHREL [CONFIG_SCT_nRG]
   union {
      uint32_t U
      struct {
        uint16_t L
        uint16_t H
   } CAPCTRL [CONFIG_SCT_nRG]
 };
uint32_t RESERVED6 [48+(16-CONFIG_SCT_nRG)]
```

```
struct {
        uint32_t STATE
        uint32_t CTRL
      } EVENT [CONFIG_SCT_nEV]

    uint32 t RESERVED9 [128-2 *CONFIG SCT nEV]

    struct {
        uint32_t SET
        uint32 t CLR
     } OUT [CONFIG_SCT_nOU]
    uint32_t RESERVED10 [191-2 *CONFIG_SCT_nOU]

    __I uint32_t MODULECONTENT

7.38.2 Field Documentation
7.38.2.1 union { ... }
7.38.2.2 union { ... }
7.38.2.3 union { ... }
7.38.2.4 union { ... }
7.38.2.5 __I { ... } CAP[CONFIG_SCT_nRG]
7.38.2.6 __IO { ... } CAPCTRL[CONFIG_SCT_nRG]
7.38.2.7 uint32_t CLR
Output n Clear Register
Definition at line 166 of file sct_5411x.h.
7.38.2.8 IO uint32_t CONEN
conflict enable register
Definition at line 102 of file sct_5411x.h.
7.38.2.9 ___IO uint32_t CONFIG
Configuration Register
Definition at line 57 of file sct_5411x.h.
7.38.2.10 ___IO uint32_t CONFLAG
conflict flag register
Definition at line 103 of file sct_5411x.h.
7.38.2.11 ___IO uint16_t COUNT_H
counter register for counter H
Definition at line 84 of file sct_5411x.h.
```

7.38.2.12 \_\_\_IO uint16\_t COUNT\_L counter register for counter L Definition at line 83 of file sct\_5411x.h. 7.38.2.13 IO uint32\_t COUNT\_U counter register Definition at line 80 of file sct 5411x.h. 7.38.2.14 uint32\_t CTRL Definition at line 159 of file sct\_5411x.h. 7.38.2.15 \_\_\_IO uint16\_t CTRL\_H High control register Definition at line 64 of file sct\_5411x.h. 7.38.2.16 \_\_\_IO uint16\_t CTRL\_L Low control register Definition at line 63 of file sct\_5411x.h. 7.38.2.17 \_\_\_IO uint32\_t CTRL\_U Control Register Definition at line 60 of file sct\_5411x.h. 7.38.2.18 \_\_IO uint32\_t DMA0REQUEST DMA0 Request Register Definition at line 97 of file sct\_5411x.h. 7.38.2.19 \_\_IO uint32\_t DMA1REQUEST DMA1 Request Register Definition at line 98 of file sct 5411x.h. 7.38.2.20 \_\_\_IO uint32\_t EVEN event enable register

```
7.38.2.21 __IO { ... } EVENT[CONFIG_SCT_nEV]
7.38.2.22 ___IO uint32_t EVFLAG
event flag register
Definition at line 101 of file sct_5411x.h.
7.38.2.23 uint16_t H
SCTMATCH[i].H Access to H value
SCTCAP[i].H Access to H value
Definition at line 112 of file sct_5411x.h.
7.38.2.24 ___IO uint16_t HALT_H
halt register for counter H
Definition at line 72 of file sct_5411x.h.
7.38.2.25 ___IO uint16_t HALT_L
halt register for counter L
Definition at line 71 of file sct_5411x.h.
7.38.2.26 ___I uint32_t INPUT
input register
Definition at line 91 of file sct_5411x.h.
7.38.2.27 uint16_t L
SCTMATCH[i].L Access to L value
SCTCAP[i].L Access to L value
Definition at line 111 of file sct_5411x.h.
7.38.2.28 ___IO uint16_t LIMIT_H
limit register for counter H
Definition at line 70 of file sct_5411x.h.
7.38.2.29 ___IO uint16_t LIMIT_L
limit register for counter L
Definition at line 69 of file sct_5411x.h.
```

7.38.2.30 \_\_IO { ... } MATCH[CONFIG\_SCT\_nRG]

```
7.38.2.31 __IO { ... } MATCHREL[CONFIG_SCT_nRG]
7.38.2.32 ___I uint32_t MODULECONTENT
0x7FC Module Content
Definition at line 170 of file sct_5411x.h.
7.38.2.33 __IO { ... } OUT[CONFIG_SCT_nOU]
7.38.2.34 IO uint32_t OUTPUT
output register
Definition at line 94 of file sct 5411x.h.
7.38.2.35 IO uint32_t OUTPUTDIRCTRL
output counter direction Control Register
Definition at line 95 of file sct_5411x.h.
7.38.2.36 __IO uint16_t REGMODE_H
match - capture registers mode register H
Definition at line 93 of file sct 5411x.h.
7.38.2.37 ___IO uint16_t REGMODE_L
match - capture registers mode register L
Definition at line 92 of file sct 5411x.h.
7.38.2.38 ___IO uint32_t RES
conflict resolution register
Definition at line 96 of file sct_5411x.h.
7.38.2.39 uint32_t RESERVED1[10]
0x03C reserved
Definition at line 77 of file sct_5411x.h.
7.38.2.40 uint32_t RESERVED10[191-2 *CONFIG_SCT_nOU]
...-0x7F8 reserved
Definition at line 169 of file sct_5411x.h.
7.38.2.41 uint32_t RESERVED2[35]
```

Definition at line 99 of file sct\_5411x.h.

```
7.38.2.42 uint32_t RESERVED3[48+(16-CONFIG_SCT_nRG)]
Definition at line 129 of file sct_5411x.h.
7.38.2.43 uint32_t RESERVED6[48+(16-CONFIG SCT nRG)]
Definition at line 155 of file sct_5411x.h.
7.38.2.44 uint32_t RESERVED9[128-2 *CONFIG_SCT_nEV]
...-0x4FC reserved
Definition at line 162 of file sct 5411x.h.
7.38.2.45 uint32_t SET
< 0x500-0x57C SCTOUT[i].SET / SCTOUT[i].CLR Output n Set Register
Definition at line 165 of file sct_5411x.h.
7.38.2.46 ___IO uint16_t START_H
start register for counter H
Definition at line 76 of file sct_5411x.h.
7.38.2.47 ___IO uint16_t START_L
start register for counter L
Definition at line 75 of file sct_5411x.h.
7.38.2.48 uint32_t STATE
Definition at line 158 of file sct_5411x.h.
7.38.2.49 __IO uint16_t STATE_H
state register for counter H
Definition at line 90 of file sct_5411x.h.
7.38.2.50 ___IO uint16_t STATE_L
state register for counter L
Definition at line 89 of file sct 5411x.h.
7.38.2.51 __IO uint16_t STOP_H
stop register for counter H
```

Definition at line 74 of file sct\_5411x.h.

```
7.38.2.52 ___IO uint16_t STOP_L
```

stop register for counter L

Definition at line 73 of file sct\_5411x.h.

7.38.2.53 uint32\_t U

< ... Match / Capture value SCTMATCH[i].U Unified 32-bit register

SCTCAP[i].U Unified 32-bit register

Definition at line 108 of file sct\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/sct\_5411x.h

# 7.39 LPC\_SPI\_T Struct Reference

# 7.39.1 Detailed Description

SPI register block structure.

Definition at line 55 of file spi\_common\_5411x.h.

```
#include "spi_common_5411x.h"
```

### **Data Fields**

- \_\_I uint32\_t RESERVED0 [256]
- \_\_IO uint32\_t CFG
- \_\_IO uint32\_t DLY
- \_\_IO uint32\_t STAT
- \_\_IO uint32\_t INTENSET
- \_\_IO uint32\_t INTENCLR
- \_\_I uint32\_t RESERVED1 [4]
- \_\_IO uint32\_t DIV
- \_\_IO uint32\_t INTSTAT
- \_\_IO uint32\_t FIFOCFG
- \_\_IO uint32\_t FIFOSTAT
- \_\_IO uint32\_t FIFOTRIG
- \_\_IO uint32\_t FIFOINTENSET
- \_\_IO uint32\_t FIFOINTENCLR
- \_\_IO uint32\_t FIFOINTSTAT
- \_\_O uint32\_t FIFOWR
- I uint32 t FIFORD
- \_\_I uint32\_t FIFORDNOPOP
- \_\_IO uint32\_t PSELID
- \_\_I uint32\_t PID

### 7.39.2 Field Documentation

7.39.2.1 \_\_\_IO uint32\_t CFG

Offset: 0x400 SPI Configuration register

Definition at line 58 of file spi\_common\_5411x.h.

7.39.2.2 \_\_IO uint32\_t DIV

Offset: 0x424 SPI clock Divider register

Definition at line 64 of file spi\_common\_5411x.h.

7.39.2.3 \_\_\_IO uint32\_t DLY

Offset: 0x404 SPI Delay register

Definition at line 59 of file spi\_common\_5411x.h.

7.39.2.4 \_\_IO uint32\_t FIFOCFG

Offset: 0xE00 FIFO Configuration register

Definition at line 69 of file spi\_common\_5411x.h.

7.39.2.5 \_\_IO uint32\_t FIFOINTENCLR

Offset: 0xE14 FIFO Interrupt enable CLEAR register

Definition at line 74 of file spi\_common\_5411x.h.

7.39.2.6 IO uint32\_t FIFOINTENSET

Offset: 0xE10 FIFO Interrupt enable SET register

Definition at line 73 of file spi\_common\_5411x.h.

7.39.2.7 \_\_\_IO uint32\_t FIFOINTSTAT

Offset: 0xE18 FIFO Interrupt Status register

Definition at line 75 of file spi\_common\_5411x.h.

7.39.2.8 \_\_\_I uint32\_t FIFORD

Offset: 0xE30 FIFO Data read register

Definition at line 79 of file spi\_common\_5411x.h.

7.39.2.9 \_\_I uint32\_t FIFORDNOPOP

Offset: 0xE40 FIFO Data peek (read without popping out of queue) register

Definition at line 81 of file spi\_common\_5411x.h.

7.39.2.10 \_\_IO uint32\_t FIFOSTAT

Offset: 0xE04 FIFO Status register

Definition at line 70 of file spi\_common\_5411x.h.

7.39.2.11 \_\_IO uint32\_t FIFOTRIG

Offset: 0xE08 FIFO Trigger level register

Definition at line 71 of file spi\_common\_5411x.h.

7.39.2.12 O uint32\_t FIFOWR

Offset: 0xE20 FIFO Data write register

Definition at line 77 of file spi common 5411x.h.

7.39.2.13 \_\_\_IO uint32\_t INTENCLR

Offset: 0x410 SPI Interrupt Enable Clear register Definition at line 62 of file spi\_common\_5411x.h.

7.39.2.14 \_\_\_IO uint32\_t INTENSET

Offset: 0x40c SPI Interrupt Enable Set register

Definition at line 61 of file spi\_common\_5411x.h.

7.39.2.15 \_\_\_IO uint32\_t INTSTAT

Offset: 0x428 SPI Interrupt Status register

Definition at line 65 of file spi\_common\_5411x.h.

7.39.2.16 \_\_\_I uint32\_t PID

Offset: 0xFFC Module identification register

Definition at line 86 of file spi\_common\_5411x.h.

7.39.2.17 IO uint32\_t PSELID

Offset: 0xFF8 Peripheral select/identification register

Definition at line 85 of file spi common 5411x.h.

7.39.2.18 \_\_\_I uint32\_t RESERVED0[256]

< SPI Structure SPI registers

Definition at line 57 of file spi\_common\_5411x.h.

7.39.2.19 \_\_\_I uint32\_t RESERVED1[4]

Definition at line 63 of file spi\_common\_5411x.h.

7.39.2.20 \_\_IO uint32\_t STAT

Offset: 0x408 SPI Status register

Definition at line 60 of file spi common 5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spi\_common\_5411x.h

# 7.40 LPC\_SYSCON\_T Struct Reference

### 7.40.1 Detailed Description

LPC5411X Main system configuration register block structure.

Definition at line 47 of file syscon\_5411x.h.

```
#include "syscon_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t SYSMEMREMAP
- \_\_I uint32\_t RESERVED0 [3]
- \_\_IO uint32\_t AHBMATPRIO
- \_\_I uint32\_t RESERVED1 [11]
- \_\_IO uint32\_t SYSTCKCAL
- \_\_I uint32\_t RESERVED2 [1]
- \_\_IO uint32\_t NMISRC
- \_\_IO uint32\_t ASYNCAPBCTRL
- \_\_I uint32\_t RESERVED3 [28]
- \_\_I uint32\_t PIOPORCAP [2]
- \_\_I uint32\_t RESERVED4 [2]
- \_\_I uint32\_t PIORESCAP [2]
- \_\_I uint32\_t RESERVED5 [10]
- \_\_IO uint32\_t PRESETCTRL [2]
- \_\_I uint32\_t RESERVED6 [6]
- \_\_O uint32\_t PRESETCTRLSET [2]
- \_\_I uint32\_t RESERVED7 [6]
- \_\_O uint32\_t PRESETCTRLCLR [2]
- I uint32 t RESERVED8 [42]
- \_\_IO uint32\_t SYSRSTSTAT
- \_\_I uint32\_t RESERVED9 [3]
- \_\_IO uint32\_t AHBCLKCTRL [2]
- \_\_I uint32\_t RESERVED10 [6]
- \_\_O uint32\_t AHBCLKCTRLSET [2]
- \_\_I uint32\_t RESERVED11 [6]
- \_O uint32\_t AHBCLKCTRLCLR [2]
- \_\_I uint32\_t RESERVED12 [14]
- \_\_IO uint32\_t MAINCLKSELA
- \_IO uint32\_t MAINCLKSELB
- \_\_IO uint32\_t CLKOUTSELA
- \_\_I uint32\_t RESERVED13
- IO uint32 t SYSPLLCLKSEL
- \_\_I uint32\_t RESERVED14 [3]

- \_\_IO uint32\_t SPIFICLKSEL
- \_\_IO uint32\_t ADCCLKSEL
- \_\_IO uint32\_t USBCLKSEL
- \_\_I uint32\_t RESERVED15
- IO uint32 t FXCOMCLKSEL [8]
- \_\_I uint32\_t RESERVED16 [4]
- \_\_IO uint32\_t MCLKCLKSEL
- \_\_I uint32\_t RESERVED16A
- \_\_IO uint32\_t FRGCLKSEL
- IO uint32 t DMICCLKSEL
- \_\_I uint32\_t RESERVED17 [4]
- IO uint32 t SYSTICKCLKDIV
- \_\_I uint32\_t RESERVED18 [31]
- \_\_IO uint32\_t AHBCLKDIV
- \_\_IO uint32\_t CLKOUTDIV
- \_\_I uint32\_t RESERVED19 [2]
- \_\_IO uint32\_t SPIFICLKDIV
- \_\_IO uint32\_t ADCCLKDIV
- \_\_IO uint32\_t USBCLKDIV
- \_\_I uint32\_t RESERVED20
- \_\_IO uint32\_t FRGCTRL
- \_\_I uint32\_t RESERVED21
- \_\_IO uint32\_t DMICCLKDIV
- \_\_IO uint32\_t MCLKDIV
- \_\_I uint32\_t RESERVED22 [20]
- \_\_IO uint32\_t FLASHCFG
- \_\_I uint32\_t RESERVED23 [2]
- IO uint32 t USBCLKCTRL
- \_\_IO uint32\_t USBCLKSTAT
- \_\_I uint32\_t RESERVED24
- \_\_IO uint32\_t FREQMECTRL
- I uint32 t RESERVED25
- \_\_IO uint32\_t MCLKIO
- \_\_I uint32\_t RESERVED26 [55]
- IO uint32 t FROCTRL
- \_\_I uint32\_t RESERVED27
- \_\_IO uint32\_t WDTOSCCTRL
- \_\_IO uint32\_t RTCOSCCTRL
- \_\_I uint32\_t RESERVED28 [28]
- \_\_IO uint32\_t SYSPLLCTRL
- I uint32 t SYSPLLSTAT
- \_\_IO uint32\_t SYSPLLNDEC
- \_\_IO uint32\_t SYSPLLPDEC
- \_\_IO uint32\_t SYSPLLSSCTRL [2]
- \_\_I uint32\_t RESERVED29 [30]
- \_\_IO uint32\_t PDRUNCFG [2]
- \_\_I uint32\_t RESERVED30 [2]
- \_\_O uint32\_t PDRUNCFGSET [2]
- \_\_I uint32\_t RESERVED31 [2]
- \_O uint32\_t PDRUNCFGCLR [2]
- \_\_I uint32\_t RESERVED32 [18]
- \_\_IO uint32\_t STARTERP [2]
- I uint32 t RESERVED33 [6]
- \_O uint32\_t STARTERPSET [2]
- \_\_I uint32\_t RESERVED34 [6]

7.40 LPC\_SYSCON\_T Struct Reference • \_\_O uint32\_t STARTERPCLR [2] \_\_I uint32\_t RESERVED35 [78] • \_\_IO uint32\_t CPCTRL • \_\_IO uint32\_t CPBOOT \_\_IO uint32\_t CPSTACK \_\_I uint32\_t CPSTAT • \_\_I uint32\_t RESERVED36 [381] \_\_IO uint32\_t AUTOCGOR • \_\_I uint32\_t RESERVED37 [123] \_\_I uint32\_t JTAGIDCODE \_\_I uint32\_t DEVICE\_ID [2] 7.40.2 Field Documentation 7.40.2.1 IO uint32\_t ADCCLKDIV ADC Clock divider register Definition at line 98 of file syscon\_5411x.h. 7.40.2.2 \_\_IO uint32\_t ADCCLKSEL ADC Async Clk Sel register Definition at line 82 of file syscon\_5411x.h. 7.40.2.3 \_\_IO uint32\_t AHBCLKCTRL[2] AHB Peripheral Clk Enable register Definition at line 69 of file syscon\_5411x.h. 7.40.2.4 \_\_O uint32\_t AHBCLKCTRLCLR[2]

AHB Peripheral Clk Enable Clr register

Definition at line 73 of file syscon\_5411x.h.

7.40.2.5 \_\_O uint32\_t AHBCLKCTRLSET[2]

AHB Peripheral Clk Enable Set register

Definition at line 71 of file syscon\_5411x.h.

7.40.2.6 \_\_IO uint32\_t AHBCLKDIV

AHB Clock divider

Definition at line 94 of file syscon\_5411x.h.

7.40.2.7 \_\_IO uint32\_t AHBMATPRIO

AHB Martix priority register

Definition at line 50 of file syscon\_5411x.h.

7.40.2.8 \_\_\_IO uint32\_t ASYNCAPBCTRL

Asynch APB chiplet control register

Definition at line 55 of file syscon\_5411x.h.

7.40.2.9 IO uint32\_t AUTOCGOR

Definition at line 143 of file syscon\_5411x.h.

7.40.2.10 \_\_IO uint32\_t CLKOUTDIV

**CLKOUT** divider

Definition at line 95 of file syscon\_5411x.h.

7.40.2.11 \_\_IO uint32\_t CLKOUTSELA

Clk Out Sel Source B register

Definition at line 77 of file syscon\_5411x.h.

7.40.2.12 \_\_\_IO uint32\_t CPBOOT

Coprocessor boot address

Definition at line 139 of file syscon\_5411x.h.

7.40.2.13 \_\_\_IO uint32\_t CPCTRL

Coprocessor control register

Definition at line 138 of file syscon\_5411x.h.

7.40.2.14 \_\_\_IO uint32\_t CPSTACK

Coprocessor stack address register

Definition at line 140 of file syscon\_5411x.h.

Coprocessor status register

Definition at line 141 of file syscon 5411x.h.

7.40.2.16 \_\_\_I uint32\_t DEVICE\_ID[2]

**Device ID Registers** 

Definition at line 146 of file syscon\_5411x.h.

7.40.2.17 \_\_IO uint32\_t DMICCLKDIV DMIC Clock divider register Definition at line 103 of file syscon\_5411x.h. 7.40.2.18 \_\_\_IO uint32\_t DMICCLKSEL DMIC Clock select register Definition at line 90 of file syscon\_5411x.h. 7.40.2.19 \_\_IO uint32\_t FLASHCFG Flash wait state configuration register Definition at line 106 of file syscon\_5411x.h. 7.40.2.20 \_\_IO uint32\_t FREQMECTRL Frequency measure register Definition at line 111 of file syscon\_5411x.h. 7.40.2.21 IO uint32\_t FRGCLKSEL FRG Clock select register Definition at line 89 of file syscon\_5411x.h. 7.40.2.22 \_\_\_IO uint32\_t FRGCTRL Fraction Rate Generator Ctrl register Definition at line 101 of file syscon\_5411x.h. 7.40.2.23 \_\_\_IO uint32\_t FROCTRL FRO oscillator control register Definition at line 115 of file syscon\_5411x.h. 7.40.2.24 \_\_IO uint32\_t FXCOMCLKSEL[8] FlexCOM CLK sel register Definition at line 85 of file syscon 5411x.h. 7.40.2.25 \_\_\_I uint32\_t JTAGIDCODE

Definition at line 85 of file syscon\_5411x.h.

7.40.2.25 \_\_\_I uint32\_t JTAGIDCODE

JTAG ID Code register

Definition at line 145 of file syscon\_5411x.h.

Generated on Fri Mar 4 2016 18:34:19 for LPCOpen Platform for LPC5411X microcontrollers by Doxygen

7.40.2.26 \_\_IO uint32\_t MAINCLKSELA

Main Clk sel Source Sel A register

Definition at line 75 of file syscon\_5411x.h.

7.40.2.27 \_\_IO uint32\_t MAINCLKSELB

Main Clk sel Source Sel B register

Definition at line 76 of file syscon\_5411x.h.

7.40.2.28 \_\_\_IO uint32\_t MCLKCLKSEL

MCLK Clock select register

Definition at line 87 of file syscon\_5411x.h.

7.40.2.29 \_\_\_IO uint32\_t MCLKDIV

12S MClock divider register

Definition at line 104 of file syscon\_5411x.h.

7.40.2.30 IO uint32\_t MCLKIO

MCLK Input Output register

Definition at line 113 of file syscon\_5411x.h.

7.40.2.31 \_\_\_IO uint32\_t NMISRC

NMI Source select register

Definition at line 54 of file syscon\_5411x.h.

7.40.2.32 \_\_IO uint32\_t PDRUNCFG[2]

Power Down configuration registers

Definition at line 126 of file syscon\_5411x.h.

7.40.2.33 \_\_O uint32\_t PDRUNCFGCLR[2]

Power down configuartion clear register

Definition at line 130 of file syscon\_5411x.h.

7.40.2.34 \_\_O uint32\_t PDRUNCFGSET[2]

Power down configuration set register

Definition at line 128 of file syscon\_5411x.h.

```
7.40.2.35 __I uint32_t PIOPORCAP[2]
Power on Reset; port capture register
Definition at line 57 of file syscon 5411x.h.
7.40.2.36 ___I uint32_t PIORESCAP[2]
Reset; port capture register
Definition at line 59 of file syscon_5411x.h.
7.40.2.37 __IO uint32_t PRESETCTRL[2]
Peripheral Reset control
Definition at line 61 of file syscon_5411x.h.
7.40.2.38 __O uint32_t PRESETCTRLCLR[2]
Peripheral Reset Control set
Definition at line 65 of file syscon_5411x.h.
7.40.2.39 __O uint32_t PRESETCTRLSET[2]
Peripheral Reset Control set
Definition at line 63 of file syscon_5411x.h.
7.40.2.40 I uint32_t RESERVED0[3]
Definition at line 49 of file syscon 5411x.h.
7.40.2.41 __I uint32_t RESERVED1[11]
Definition at line 51 of file syscon_5411x.h.
7.40.2.42 ___I uint32_t RESERVED10[6]
Definition at line 70 of file syscon_5411x.h.
7.40.2.43 ___I uint32_t RESERVED11[6]
Definition at line 72 of file syscon_5411x.h.
7.40.2.44 ___I uint32_t RESERVED12[14]
Definition at line 74 of file syscon_5411x.h.
7.40.2.45 I uint32_t RESERVED13
Definition at line 78 of file syscon_5411x.h.
```

```
7.40.2.46 ___I uint32_t RESERVED14[3]
Definition at line 80 of file syscon_5411x.h.
7.40.2.47 ___I uint32_t RESERVED15
Definition at line 84 of file syscon_5411x.h.
7.40.2.48 ___I uint32_t RESERVED16[4]
Definition at line 86 of file syscon_5411x.h.
7.40.2.49 __I uint32_t RESERVED16A
Definition at line 88 of file syscon_5411x.h.
7.40.2.50 __I uint32_t RESERVED17[4]
Definition at line 91 of file syscon_5411x.h.
7.40.2.51 ___I uint32_t RESERVED18[31]
Definition at line 93 of file syscon_5411x.h.
7.40.2.52 ___I uint32_t RESERVED19[2]
Definition at line 96 of file syscon_5411x.h.
7.40.2.53 ___I uint32_t RESERVED2[1]
Definition at line 53 of file syscon_5411x.h.
7.40.2.54 ___I uint32_t RESERVED20
Definition at line 100 of file syscon 5411x.h.
7.40.2.55 ___I uint32_t RESERVED21
Definition at line 102 of file syscon_5411x.h.
7.40.2.56 ___I uint32_t RESERVED22[20]
Definition at line 105 of file syscon_5411x.h.
7.40.2.57 ___I uint32_t RESERVED23[2]
```

Definition at line 107 of file syscon\_5411x.h.

```
7.40.2.58 ___I uint32_t RESERVED24
Definition at line 110 of file syscon_5411x.h.
Definition at line 112 of file syscon_5411x.h.
7.40.2.60 __I uint32_t RESERVED26[55]
Definition at line 114 of file syscon_5411x.h.
7.40.2.61 __I uint32_t RESERVED27
Definition at line 116 of file syscon_5411x.h.
7.40.2.62 ___I uint32_t RESERVED28[28]
Definition at line 119 of file syscon_5411x.h.
7.40.2.63 ___I uint32_t RESERVED29[30]
Definition at line 125 of file syscon_5411x.h.
7.40.2.64 ___I uint32_t RESERVED3[28]
Definition at line 56 of file syscon_5411x.h.
7.40.2.65 __I uint32_t RESERVED30[2]
Definition at line 127 of file syscon_5411x.h.
7.40.2.66 __I uint32_t RESERVED31[2]
Definition at line 129 of file syscon 5411x.h.
7.40.2.67 __I uint32_t RESERVED32[18]
Definition at line 131 of file syscon_5411x.h.
7.40.2.68 ___I uint32_t RESERVED33[6]
Definition at line 133 of file syscon_5411x.h.
7.40.2.69 __I uint32_t RESERVED34[6]
Definition at line 135 of file syscon_5411x.h.
```

```
7.40.2.70 ___I uint32_t RESERVED35[78]
Definition at line 137 of file syscon_5411x.h.
7.40.2.71 ___I uint32_t RESERVED36[381]
Definition at line 142 of file syscon_5411x.h.
7.40.2.72 I uint32_t RESERVED37[123]
Definition at line 144 of file syscon_5411x.h.
7.40.2.73 ___I uint32_t RESERVED4[2]
Definition at line 58 of file syscon 5411x.h.
7.40.2.74 ___I uint32_t RESERVED5[10]
Definition at line 60 of file syscon_5411x.h.
7.40.2.75 I uint32_t RESERVED6[6]
Definition at line 62 of file syscon 5411x.h.
7.40.2.76 ___I uint32_t RESERVED7[6]
Definition at line 64 of file syscon_5411x.h.
7.40.2.77 ___I uint32_t RESERVED8[42]
Definition at line 66 of file syscon 5411x.h.
7.40.2.78 ___I uint32_t RESERVED9[3]
Definition at line 68 of file syscon_5411x.h.
7.40.2.79 __IO uint32_t RTCOSCCTRL
RTC Oscillator control register
Definition at line 118 of file syscon_5411x.h.
7.40.2.80 ___IO uint32_t SPIFICLKDIV
SPIFI clock divider register
```

Definition at line 97 of file syscon\_5411x.h.

7.40.2.81 \_\_IO uint32\_t SPIFICLKSEL SPIFI clock selection register Definition at line 81 of file syscon\_5411x.h. 7.40.2.82 \_\_\_IO uint32\_t STARTERP[2] Start logic wakeup enable register Definition at line 132 of file syscon\_5411x.h. 7.40.2.83 \_\_O uint32\_t STARTERPCLR[2] Start logic wakeup enable clear register Definition at line 136 of file syscon\_5411x.h. 7.40.2.84 \_\_O uint32\_t STARTERPSET[2] Start logic wakeup enable set register Definition at line 134 of file syscon\_5411x.h. 7.40.2.85 IO uint32\_t SYSMEMREMAP System Remap register Definition at line 48 of file syscon\_5411x.h. 7.40.2.86 \_\_\_IO uint32\_t SYSPLLCLKSEL System PLL Clk Selregister Definition at line 79 of file syscon\_5411x.h. 7.40.2.87 \_\_\_IO uint32\_t SYSPLLCTRL System PLL control register Definition at line 120 of file syscon\_5411x.h. 7.40.2.88 \_\_IO uint32\_t SYSPLLNDEC System PLL N-DEC register Definition at line 122 of file syscon 5411x.h. 7.40.2.89 \_\_IO uint32\_t SYSPLLPDEC System PLL P-DEC register

Definition at line 123 of file syscon\_5411x.h.

7.40.2.90 \_\_IO uint32\_t SYSPLLSSCTRL[2] System PLL Spread-Spectrum control register Definition at line 124 of file syscon\_5411x.h. 7.40.2.91 \_\_\_I uint32\_t SYSPLLSTAT System PLL status register Definition at line 121 of file syscon\_5411x.h. 7.40.2.92 \_\_IO uint32\_t SYSRSTSTAT System Reset Stat register Definition at line 67 of file syscon\_5411x.h. 7.40.2.93 \_\_IO uint32\_t SYSTCKCAL System Tick Calibration register Definition at line 52 of file syscon\_5411x.h. 7.40.2.94 IO uint32\_t SYSTICKCLKDIV Systick Clock divider register Definition at line 92 of file syscon\_5411x.h. 7.40.2.95 \_\_IO uint32\_t USBCLKCTRL USB Clock control register Definition at line 108 of file syscon\_5411x.h. 7.40.2.96 \_\_IO uint32\_t USBCLKDIV USB Clock divider register Definition at line 99 of file syscon\_5411x.h. 7.40.2.97 \_\_IO uint32\_t USBCLKSEL USB Async Clk Sel register Definition at line 83 of file syscon 5411x.h. 7.40.2.98 \_\_\_IO uint32\_t USBCLKSTAT

USB Clock Status register

Definition at line 109 of file syscon\_5411x.h.

7.40.2.99 \_\_\_IO uint32\_t WDTOSCCTRL

Watchdog Oscillator control

Definition at line 117 of file syscon\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/syscon 5411x.h

# 7.41 LPC\_TIMER\_T Struct Reference

#### 7.41.1 Detailed Description

32-bit Standard timer register block structure

Definition at line 47 of file timer\_5411x.h.

```
#include "timer_5411x.h"
```

### **Data Fields**

- \_\_IO uint32\_t IR
- \_\_IO uint32\_t TCR
- \_\_IO uint32\_t TC
- \_\_IO uint32\_t PR
- \_\_IO uint32\_t PC
- \_\_IO uint32\_t MCR
- \_\_IO uint32\_t MR [4]
- \_\_IO uint32\_t CCR
- \_\_IO uint32\_t CR [4]
- IO uint32 t EMR
- \_\_I uint32\_t RESERVED0 [12]
- \_\_IO uint32\_t CTCR
- \_\_IO uint32\_t PWMC

#### 7.41.2 Field Documentation

```
7.41.2.1 IO uint32_t CCR
```

Capture Control Register. The CCR controls which edges of the capture inputs are used to load the Capture Registers and whether or not an interrupt is generated when a capture takes place.

Definition at line 55 of file timer\_5411x.h.

```
7.41.2.2 __IO uint32_t CR[4]
```

Capture Register. CR is loaded with the value of TC when there is an event on the CAPn.0 input.

Definition at line 56 of file timer\_5411x.h.

```
7.41.2.3 ___IO uint32_t CTCR
```

Count Control Register. The CTCR selects between Timer and Counter mode, and in Counter mode selects the signal and edge(s) for counting.

Definition at line 59 of file timer\_5411x.h.

7.41.2.4 \_\_\_IO uint32\_t EMR

External Match Register. The EMR controls the external match pins MATn.0-3 (MAT0.0-3 and MAT1.0-3 respectively).

Definition at line 57 of file timer 5411x.h.

7.41.2.5 **IO** uint32\_t IR

< TIMERn Structure Interrupt Register. The IR can be written to clear interrupts. The IR can be read to identify which of eight possible interrupt sources are pending.

Definition at line 48 of file timer 5411x.h.

7.41.2.6 \_\_\_IO uint32\_t MCR

Match Control Register. The MCR is used to control if an interrupt is generated and if the TC is reset when a Match occurs.

Definition at line 53 of file timer 5411x.h.

7.41.2.7 \_\_\_IO uint32\_t MR[4]

Match Register. MR can be enabled through the MCR to reset the TC, stop both the TC and PC, and/or generate an interrupt every time MR matches the TC.

Definition at line 54 of file timer\_5411x.h.

7.41.2.8 \_\_\_IO uint32\_t PC

Prescale Counter. The 32 bit PC is a counter which is incremented to the value stored in PR. When the value in PR is reached, the TC is incremented and the PC is cleared. The PC is observable and controllable through the bus interface.

Definition at line 52 of file timer 5411x.h.

7.41.2.9 IO uint32\_t PR

Prescale Register. The Prescale Counter (below) is equal to this value, the next clock increments the TC and clears the PC.

Definition at line 51 of file timer\_5411x.h.

7.41.2.10 \_\_IO uint32\_t PWMC

Definition at line 60 of file timer\_5411x.h.

7.41.2.11 \_\_I uint32\_t RESERVED0[12]

Definition at line 58 of file timer\_5411x.h.

7.41.2.12 \_\_\_IO uint32\_t TC

Timer Counter. The 32 bit TC is incremented every PR+1 cycles of PCLK. The TC is controlled through the TCR. Definition at line 50 of file timer\_5411x.h.

```
7.41.2.13 ___IO uint32_t TCR
```

Timer Control Register. The TCR is used to control the Timer Counter functions. The Timer Counter can be disabled or reset through the TCR.

Definition at line 49 of file timer\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/timer\_5411x.h

# 7.42 LPC\_USART\_T Struct Reference

#### 7.42.1 Detailed Description

**UART** Registers.

Definition at line 53 of file uart\_5411x.h.

```
#include "uart_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t CFG
- \_\_IO uint32\_t CTL
- \_\_IO uint32\_t STAT
- \_\_IO uint32\_t INTENSET
- \_\_O uint32\_t INTENCLR
- \_\_IO uint32\_t BRG
- \_\_I uint32\_t INTSTAT
- \_\_IO uint32\_t OSR
- IO uint32 t ADDR
- \_\_IO uint32\_t FIFOCFG
- \_\_IO uint32\_t FIFOSTAT
- \_\_IO uint32\_t FIFOTRIG
- \_\_IO uint32\_t FIFOINTENSET
- \_\_IO uint32\_t FIFOINTENCLR
- \_\_IO uint32\_t FIFOINTSTAT
- \_\_O uint32\_t FIFOWR
- \_\_I uint32\_t FIFORD
- \_\_I uint32\_t FIFORDNOPOP
- \_\_IO uint32\_t PSELID
- \_\_I uint32\_t PID

#### 7.42.2 Field Documentation

7.42.2.1 \_\_\_IO uint32\_t ADDR

Offset: 0x02C Address register (for automatic address matching)

Definition at line 63 of file uart\_5411x.h.

7.42.2.2 \_\_\_IO uint32\_t BRG

Offset: 0x020 Baud Rate Generator register

Definition at line 60 of file uart\_5411x.h.

7.42.2.3 \_\_\_IO uint32\_t CFG

Offset: 0x000 Configuration register

Definition at line 54 of file uart\_5411x.h.

7.42.2.4 \_\_\_IO uint32\_t CTL

Offset: 0x004 Control register

Definition at line 55 of file uart\_5411x.h.

7.42.2.5 \_\_IO uint32\_t FIFOCFG

Offset: 0xE00 FIFO Configuration register

Definition at line 67 of file uart\_5411x.h.

7.42.2.6 \_\_\_IO uint32\_t FIFOINTENCLR

Offset: 0xE14 FIFO Interrupt enable CLEAR register

Definition at line 72 of file uart\_5411x.h.

7.42.2.7 IO uint32\_t FIFOINTENSET

Offset: 0xE10 FIFO Interrupt enable SET register

Definition at line 71 of file uart\_5411x.h.

7.42.2.8 \_\_\_IO uint32\_t FIFOINTSTAT

Offset: 0xE18 FIFO Interrupt Status register

Definition at line 73 of file uart\_5411x.h.

7.42.2.9 \_\_\_I uint32\_t FIFORD

Offset: 0xE30 FIFO Data read register

Definition at line 77 of file uart\_5411x.h.

7.42.2.10 \_\_\_I uint32\_t FIFORDNOPOP

Offset: 0xE40 FIFO Data peek (read without popping out of queue) register

Definition at line 79 of file uart\_5411x.h.

7.42.2.11 \_\_IO uint32\_t FIFOSTAT

Offset: 0xE04 FIFO Status register

Definition at line 68 of file uart\_5411x.h.

7.42.2.12 \_\_IO uint32\_t FIFOTRIG

Offset: 0xE08 FIFO Trigger level register Definition at line 69 of file uart 5411x.h.

7.42.2.13 \_\_O uint32\_t FIFOWR

Offset: 0xE20 FIFO Data write register

Definition at line 75 of file uart\_5411x.h.

7.42.2.14 \_\_O uint32\_t INTENCLR

Offset: 0x010 Interrupt Enable Clear register Definition at line 58 of file uart\_5411x.h.

7.42.2.15 \_\_\_IO uint32\_t INTENSET

Offset: 0x00C Interrupt Enable Read and Set register

Definition at line 57 of file uart 5411x.h.

7.42.2.16 \_\_\_I uint32\_t INTSTAT

Offset: 0x024 Interrupt Status register

Definition at line 61 of file uart 5411x.h.

7.42.2.17 \_\_IO uint32\_t OSR

Offset: 0x028 Oversampling register

Definition at line 62 of file uart 5411x.h.

7.42.2.18 I uint32\_t PID

Offset: 0xFFC Module identification register

Definition at line 84 of file uart\_5411x.h.

7.42.2.19 \_\_\_IO uint32\_t PSELID

Offset: 0xFF8 Peripheral select/identification register

Definition at line 83 of file uart\_5411x.h.

7.42.2.20 \_\_IO uint32\_t STAT

Offset: 0x008 Status register

Definition at line 56 of file uart\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/uart\_5411x.h

# 7.43 LPC\_UTICK\_T Struct Reference

# 7.43.1 Detailed Description

Micro Tick register block structure.

Definition at line 47 of file utick 5411x.h.

```
#include "utick_5411x.h"
```

#### **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t STATUS

#### 7.43.2 Field Documentation

```
7.43.2.1 ___IO uint32_t CTRL
```

**UTick Control register** 

Definition at line 48 of file utick\_5411x.h.

```
7.43.2.2 ___IO uint32_t STATUS
```

**UTick Status register** 

Definition at line 49 of file utick\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/utick\_5411x.h

# 7.44 LPC\_WWDT\_T Struct Reference

# 7.44.1 Detailed Description

Windowed Watchdog register block structure.

Definition at line 47 of file wwdt 5411x.h.

```
#include "wwdt_5411x.h"
```

## **Data Fields**

- \_\_IO uint32\_t MOD
- \_\_IO uint32\_t TC
- \_\_O uint32\_t FEED
- \_\_I uint32\_t TV
- \_\_I uint32\_t RESERVED0
- \_\_IO uint32\_t WARNINT
- \_\_IO uint32\_t WINDOW

### 7.44.2 Field Documentation

7.44.2.1 \_\_O uint32\_t FEED

Watchdog feed sequence register. Writing 0xAA followed by 0x55 to this register reloads the Watchdog timer with the value contained in WDTC.

Definition at line 50 of file wwdt\_5411x.h.

7.44.2.2 \_\_\_IO uint32\_t MOD

< WWDT Structure Watchdog mode register. This register contains the basic mode and status of the Watchdog Timer.

Definition at line 48 of file wwdt\_5411x.h.

7.44.2.3 I uint32\_t RESERVED0

Definition at line 52 of file wwdt\_5411x.h.

7.44.2.4 \_\_\_IO uint32\_t TC

Watchdog timer constant register. This register determines the time-out value.

Definition at line 49 of file wwdt\_5411x.h.

7.44.2.5 \_\_\_ I uint32\_t TV

Watchdog timer value register. This register reads out the current value of the Watchdog timer.

Definition at line 51 of file wwdt 5411x.h.

7.44.2.6 \_\_IO uint32\_t WARNINT

Watchdog warning interrupt register. This register contains the Watchdog warning interrupt compare value.

Definition at line 53 of file wwdt 5411x.h.

7.44.2.7 \_\_\_IO uint32\_t WINDOW

Watchdog timer window register. This register contains the Watchdog window value.

Definition at line 54 of file wwdt\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/wwdt\_5411x.h

# 7.45 NVIC\_Type Struct Reference

#### 7.45.1 Detailed Description

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

Definition at line 291 of file core\_cm0plus.h.

#include "core\_cm0plus.h"

#### **Data Fields**

```
    __IO uint32_t ISER [1]

    • uint32_t RESERVED0 [31]

    __IO uint32_t ICER [1]

    uint32 t RSERVED1 [31]

    __IO uint32_t ISPR [1]

    • uint32_t RESERVED2 [31]

    __IO uint32_t ICPR [1]

    • uint32_t RESERVED3 [31]
    • uint32_t RESERVED4 [64]
    • __IO uint32_t IP [8]

    IO uint32 t IABR [8]

    • ___IO uint8_t IP [240]

    uint32_t RESERVED5 [644]

    __O uint32_t STIR

7.45.2 Field Documentation
7.45.2.1 __IO uint32_t IABR[8]
Offset: 0x200 (R/W) Interrupt Active bit Register
Definition at line 346 of file core_cm4.h.
7.45.2.2 ___IO uint32_t ICER
Offset: 0x080 (R/W) Interrupt Clear Enable Register
Definition at line 295 of file core cm0plus.h.
7.45.2.3 ___IO uint32_t ICPR
Offset: 0x180 (R/W) Interrupt Clear Pending Register
Definition at line 299 of file core_cm0plus.h.
7.45.2.4 ___IO uint32_t IP[8]
Offset: 0x300 (R/W) Interrupt Priority Register
Definition at line 302 of file core_cm0plus.h.
7.45.2.5 ___IO uint8_t IP[240]
Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide)
Definition at line 348 of file core_cm4.h.
7.45.2.6 ___IO uint32_t ISER
Offset: 0x000 (R/W) Interrupt Set Enable Register
```

Definition at line 293 of file core\_cm0plus.h.

7.45.2.7 \_\_\_IO uint32\_t ISPR

Offset: 0x100 (R/W) Interrupt Set Pending Register

Definition at line 297 of file core\_cm0plus.h.

7.45.2.8 uint32\_t RESERVED0

Definition at line 294 of file core\_cm0plus.h.

7.45.2.9 uint32\_t RESERVED2

Definition at line 298 of file core\_cm0plus.h.

7.45.2.10 uint32\_t RESERVED3

Definition at line 300 of file core\_cm0plus.h.

7.45.2.11 uint32\_t RESERVED4

Definition at line 301 of file core\_cm0plus.h.

7.45.2.12 uint32\_t RESERVED5[644]

Definition at line 349 of file core\_cm4.h.

7.45.2.13 uint32\_t RSERVED1

Definition at line 296 of file core\_cm0plus.h.

7.45.2.14 \_\_O uint32\_t STIR

Offset: 0xE00 (/W) Software Trigger Interrupt Register

Definition at line 350 of file core\_cm4.h.

The documentation for this struct was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# 7.46 PINMUX GRP T Struct Reference

#### 7.46.1 Detailed Description

Array of IOCON pin definitions passed to Chip\_IOCON\_SetPinMuxing() must be in this format.

Definition at line 54 of file iocon\_5411x.h.

#include "iocon\_5411x.h"

### **Data Fields**

uint32\_t port: 8uint32\_t pin: 8

• uint32\_t modefunc: 16

### 7.46.2 Field Documentation

7.46.2.1 uint32\_t modefunc

Definition at line 57 of file iocon\_5411x.h.

7.46.2.2 uint32\_t pin

Definition at line 56 of file iocon\_5411x.h.

7.46.2.3 uint32\_t port

Definition at line 55 of file iocon\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/iocon\_5411x.h

# 7.47 PINTABLE\_T Struct Reference

## 7.47.1 Detailed Description

LPC5411X Pin table structure used for enhanced boot block support.

Definition at line 84 of file pintable\_5411x.h.

#include "pintable\_5411x.h"

## **Data Fields**

- uint32\_t marker
- uint8\_t img\_type
- uint8\_t ifSel
- uint8 t hostlrqPortPin
- uint8\_t hostMisoPortPin
- uint8\_t hostMosiPortPin
- uint8\_t hostSselPortPin
- uint8\_t hostSckPortPin
- uint8\_t xorVal
- uint32\_t crc32\_len
- uint32\_t crc32\_val
- · uint32\_t version

#### 7.47.2 Field Documentation

7.47.2.1 uint32\_t crc32\_len

Definition at line 110 of file pintable\_5411x.h.

7.47.2.2 uint32\_t crc32\_val

Definition at line 111 of file pintable\_5411x.h.

7.47.2.3 uint8\_t hostlrqPortPin

Definition at line 98 of file pintable\_5411x.h.

7.47.2.4 uint8\_t hostMisoPortPin

Definition at line 100 of file pintable\_5411x.h.

7.47.2.5 uint8\_t hostMosiPortPin

Definition at line 102 of file pintable\_5411x.h.

7.47.2.6 uint8\_t hostSckPortPin

Definition at line 106 of file pintable\_5411x.h.

7.47.2.7 uint8\_t hostSselPortPin

Definition at line 104 of file pintable\_5411x.h.

7.47.2.8 uint8\_t ifSel

Definition at line 96 of file pintable\_5411x.h.

7.47.2.9 uint8\_t img\_type

Definition at line 93 of file pintable\_5411x.h.

7.47.2.10 uint32\_t marker

Definition at line 86 of file pintable\_5411x.h.

7.47.2.11 uint32\_t version

Definition at line 113 of file pintable\_5411x.h.

7.47.2.12 uint8\_t xorVal

Definition at line 108 of file pintable\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pintable\_5411x.h

# 7.48 PLL\_CONFIG\_T Struct Reference

# 7.48.1 Detailed Description

PLL configuration structure This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

Definition at line 226 of file pll\_5411x.h.

```
#include "pll_5411x.h"
```

#### **Data Fields**

- uint32\_t desiredRate
- uint32\_t InputRate
- · uint32\_t flags
- SS\_PROGMODFM\_T ss\_mf
- SS PROGMODDP Tss mr
- SS\_MODWVCTRL\_T ss\_mc
- bool mfDither

#### 7.48.2 Field Documentation

7.48.2.1 uint32\_t desiredRate

Desired PLL rate in Hz

Definition at line 227 of file pll\_5411x.h.

7.48.2.2 uint32\_t flags

PLL configuration flags, Or'ed value of PLL\_CONFIGFLAG\_\* definitions

Definition at line 229 of file pll\_5411x.h.

7.48.2.3 uint32\_t InputRate

PLL input clock in Hz, only used if PLL\_CONFIGFLAG\_USEINRATE flag is set

Definition at line 228 of file pll\_5411x.h.

7.48.2.4 bool mfDither

false for fixed modulation frequency or true for dithering, only applicable when not using PLL\_CONFIGFLAG\_FO← RCENOFRACT flag

Definition at line 233 of file pll\_5411x.h.

## 7.48.2.5 SS\_MODWVCTRL\_T ss\_mc

SS Modulation waveform control, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag Definition at line 232 of file pll\_5411x.h.

```
7.48.2.6 SS_PROGMODFM_T ss_mf
```

SS Programmable modulation frequency, only applicable when not using PLL\_CONFIGFLAG\_FORCENOFRACT flag

Definition at line 230 of file pll\_5411x.h.

```
7.48.2.7 SS PROGMODDP_T ss_mr
```

SS Programmable frequency modulation depth, only applicable when not using PLL\_CONFIGFLAG\_FORCENO  $\leftarrow$  FRACT flag

Definition at line 231 of file pll\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/pll 5411x.h

# 7.49 PLL\_SETUP\_T Struct Reference

### 7.49.1 Detailed Description

PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

Definition at line 250 of file pll\_5411x.h.

```
#include "pll_5411x.h"
```

#### **Data Fields**

- uint32\_t SYSPLLCTRL
- uint32\_t SYSPLLNDEC
- uint32 t SYSPLLPDEC
- uint32\_t SYSPLLSSCTRL [2]
- uint32\_t pllRate
- · uint32\_t flags

## 7.49.2 Field Documentation

7.49.2.1 uint32 t flags

PLL setup flags, Or'ed value of PLL\_SETUPFLAG\_\* definitions

Definition at line 256 of file pll 5411x.h.

7.49.2.2 uint32\_t pllRate

Acutal PLL rate

Definition at line 255 of file pll\_5411x.h.

7.49.2.3 uint32\_t SYSPLLCTRL

PLL control register

Definition at line 251 of file pll\_5411x.h.

7.49.2.4 uint32\_t SYSPLLNDEC

PLL NDEC register

Definition at line 252 of file pll\_5411x.h.

7.49.2.5 uint32\_t SYSPLLPDEC

PLL PDEC register

Definition at line 253 of file pll\_5411x.h.

7.49.2.6 uint32\_t SYSPLLSSCTRL[2]

PLL SSCTL registers

Definition at line 254 of file pll\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pll\_5411x.h

# 7.50 REQUEST\_TYPE Union Reference

# 7.50.1 Detailed Description

Union of \_BM\_T struct and 8 bit byte.

Definition at line 141 of file usbd.h.

#include "usbd.h"

#### **Data Fields**

- uint8 tB
- BM\_T BM

### 7.50.2 Field Documentation

7.50.2.1 uint8\_t B

byte wide access memeber

Definition at line 143 of file usbd.h.

7.50.2.2 BM\_T BM

bitfield structure access memeber

Definition at line 144 of file usbd.h.

The documentation for this union was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.51 RINGBUFF\_T Struct Reference

# 7.51.1 Detailed Description

Ring buffer structure.

Definition at line 46 of file ring buffer.h.

```
#include "ring_buffer.h"
```

#### **Data Fields**

- void \* data
- · int count
- int itemSz
- uint32\_t head
- uint32\_t tail
- void \*(\* copy )(void \*dst, const void \*src, uint32\_t len)

### 7.51.2 Field Documentation

```
7.51.2.1 void*(* copy) (void *dst, const void *src, uint32_t len)
```

Definition at line 52 of file ring\_buffer.h.

7.51.2.2 int count

Definition at line 48 of file ring\_buffer.h.

7.51.2.3 void\* data

Definition at line 47 of file ring\_buffer.h.

7.51.2.4 uint32\_t head

Definition at line 50 of file ring\_buffer.h.

7.51.2.5 int itemSz

Definition at line 49 of file ring\_buffer.h.

7.51.2.6 uint32\_t tail

Definition at line 51 of file ring\_buffer.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/ring\_buffer.h

# 7.52 SCB\_Type Struct Reference

### 7.52.1 Detailed Description

Structure type to access the System Control Block (SCB).

Definition at line 316 of file core\_cm0plus.h.

```
#include "core_cm0plus.h"
```

### **Data Fields**

- I uint32 t CPUID
- \_\_IO uint32\_t ICSR
- uint32\_t RESERVED0
- \_\_IO uint32\_t AIRCR
- \_\_IO uint32\_t SCR
- \_\_IO uint32\_t CCR
- uint32\_t RESERVED1
- \_\_IO uint32\_t SHP [2]
- \_\_IO uint32\_t SHCSR
- \_\_IO uint32\_t VTOR
- \_\_IO uint8\_t SHP [12]
- \_\_IO uint32\_t CFSR
- \_\_IO uint32\_t HFSR
- \_\_IO uint32\_t DFSR
- \_\_IO uint32\_t MMFAR
- \_\_IO uint32\_t BFAR
- \_\_IO uint32\_t AFSR
- \_\_I uint32\_t PFR [2]
- \_\_I uint32\_t DFR
- \_\_I uint32\_t ADR
- \_\_I uint32\_t MMFR [4]
- \_\_I uint32\_t ISAR [5]
- \_\_IO uint32\_t CPACR

#### 7.52.2 Field Documentation

```
7.52.2.1 ___I uint32_t ADR
```

Offset: 0x04C (R/) Auxiliary Feature Register

Definition at line 386 of file core\_cm4.h.

7.52.2.2 \_\_\_IO uint32\_t AFSR

Offset: 0x03C (R/W) Auxiliary Fault Status Register

Definition at line 383 of file core\_cm4.h.

7.52.2.3 \_\_\_IO uint32\_t AIRCR

Offset: 0x00C (R/W) Application Interrupt and Reset Control Register

Definition at line 325 of file core\_cm0plus.h.

7.52.2.4 \_\_\_IO uint32\_t BFAR Offset: 0x038 (R/W) BusFault Address Register Definition at line 382 of file core\_cm4.h. 7.52.2.5 \_\_\_IO uint32\_t CCR Offset: 0x014 (R/W) Configuration Control Register Definition at line 327 of file core\_cm0plus.h. 7.52.2.6 \_\_\_IO uint32\_t CFSR Offset: 0x028 (R/W) Configurable Fault Status Register Definition at line 378 of file core\_cm4.h. 7.52.2.7 \_\_\_IO uint32\_t CPACR Offset: 0x088 (R/W) Coprocessor Access Control Register Definition at line 390 of file core\_cm4.h. Offset: 0x000 (R/) CPUID Base Register Definition at line 318 of file core\_cm0plus.h. 7.52.2.9 \_\_\_I uint32\_t DFR Offset: 0x048 (R/) Debug Feature Register Definition at line 385 of file core\_cm4.h. 7.52.2.10 \_\_\_IO uint32\_t DFSR Offset: 0x030 (R/W) Debug Fault Status Register

7.52.2.11 \_\_\_IO uint32\_t HFSR

Offset: 0x02C (R/W) HardFault Status Register

Definition at line 379 of file core\_cm4.h.

Definition at line 380 of file core\_cm4.h.

7.52.2.12 \_\_\_IO uint32\_t ICSR

Offset: 0x004 (R/W) Interrupt Control and State Register

Definition at line 319 of file core\_cm0plus.h.

7.52.2.13 \_\_\_I uint32\_t ISAR[5]

Offset: 0x060 (R/) Instruction Set Attributes Register

Definition at line 388 of file core cm4.h.

7.52.2.14 \_\_\_IO uint32\_t MMFAR

Offset: 0x034 (R/W) MemManage Fault Address Register

Definition at line 381 of file core\_cm4.h.

7.52.2.15 \_\_\_I uint32\_t MMFR[4]

Offset: 0x050 (R/) Memory Model Feature Register

Definition at line 387 of file core\_cm4.h.

Offset: 0x040 (R/) Processor Feature Register

Definition at line 384 of file core\_cm4.h.

Definition at line 323 of file core\_cm0plus.h.

7.52.2.18 uint32\_t RESERVED1

Definition at line 328 of file core\_cm0plus.h.

7.52.2.19 \_\_\_IO uint32\_t SCR

Offset: 0x010 (R/W) System Control Register Definition at line 326 of file core\_cm0plus.h.

7.52.2.20 \_\_\_IO uint32\_t SHCSR

Offset: 0x024 (R/W) System Handler Control and State Register

Definition at line 330 of file core\_cm0plus.h.

7.52.2.21 \_\_\_IO uint32\_t SHP[2]

Offset: 0x01C (R/W) System Handlers Priority Registers. [0] is RESERVED

Definition at line 329 of file core\_cm0plus.h.

7.52.2.22 \_\_\_IO uint8\_t SHP[12]

Offset: 0x018 (R/W) System Handlers Priority Registers (4-7, 8-11, 12-15)

Definition at line 376 of file core\_cm4.h.

7.52.2.23 \_\_\_IO uint32\_t VTOR

Offset: 0x008 (R/W) Vector Table Offset Register

Definition at line 372 of file core\_cm4.h.

The documentation for this struct was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# 7.53 SCnSCB\_Type Struct Reference

#### 7.53.1 Detailed Description

Structure type to access the System Control and ID Register not in the SCB.

Definition at line 585 of file core cm4.h.

```
#include "core_cm4.h"
```

#### **Data Fields**

- uint32\_t RESERVED0 [1]
- \_\_I uint32\_t ICTR
- \_\_IO uint32\_t ACTLR

### 7.53.2 Field Documentation

```
7.53.2.1 IO uint32_t ACTLR
```

Offset: 0x008 (R/W) Auxiliary Control Register

Definition at line 589 of file core cm4.h.

```
7.53.2.2 ___I uint32_t ICTR
```

Offset: 0x004 (R/) Interrupt Controller Type Register

Definition at line 588 of file core\_cm4.h.

```
7.53.2.3 uint32_t RESERVED0[1]
```

Definition at line 587 of file core cm4.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# 7.54 SPI\_CFGSETUP\_T Struct Reference

### 7.54.1 Detailed Description

SPI configuration structure used for setting up master/slave mode, LSB or MSB first, and SPI mode in a single function call.

Definition at line 378 of file spi\_common\_5411x.h.

```
#include "spi_common_5411x.h"
```

#### **Data Fields**

- uint32\_t master: 8uint32\_t lsbFirst: 8
- SPI\_CLOCK\_MODE\_T mode: 8
- uint32\_t reserved: 8

### 7.54.2 Field Documentation

7.54.2.1 uint32\_t lsbFirst

Definition at line 380 of file spi\_common\_5411x.h.

7.54.2.2 uint32\_t master

Definition at line 379 of file spi\_common\_5411x.h.

7.54.2.3 SPI\_CLOCK\_MODE\_T mode

Definition at line 381 of file spi common 5411x.h.

7.54.2.4 uint32\_t reserved

Definition at line 382 of file spi\_common\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spi\_common\_5411x.h

# 7.55 SPIM\_DELAY\_CONFIG\_T Struct Reference

### 7.55.1 Detailed Description

SPI Delay Configure Struct.

Note

All values are in SPI clocks.

Definition at line 70 of file spim\_5411x.h.

```
#include "spim_5411x.h"
```

### **Data Fields**

- uint8\_t PreDelay
- uint8\_t PostDelay
- uint8\_t FrameDelay
- · uint8\_t TransferDelay

### 7.55.2 Field Documentation

7.55.2.1 uint8\_t FrameDelay

Additional Post-delay, minimum is 1 clock (SSEL asserted), 0 - 15

Definition at line 73 of file spim\_5411x.h.

7.55.2.2 uint8\_t PostDelay

Additional Pre-delay, minimum is 1 clock (SSEL asserted), 0 - 15

Definition at line 72 of file spim\_5411x.h.

7.55.2.3 uint8\_t PreDelay

Definition at line 71 of file spim\_5411x.h.

7.55.2.4 uint8\_t TransferDelay

Delay between frames (SSEL asserted), 0 - 15

Definition at line 74 of file spim\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spim\_5411x.h

# 7.56 SPIM\_XFER\_T Struct Reference

### 7.56.1 Detailed Description

SPI Master transfer data context.

Note

When structure member dataWidth > 8; txData and rxData must be of type (uint16\_t \*) otherwise it should be of type (uint8 t \*)

Member options must be OR'd values from SPI\_XFER\_OPT\_\* (see #SPI\_XFER\_OPT\_EOF)

Definition at line 156 of file spim\_5411x.h.

```
#include "spim_5411x.h"
```

### **Data Fields**

- int(\* eventCB )(LPC\_SPI\_T \*pSPI, SPIM\_EVENT\_T evt, struct SPIM\_XFER \*xfer)
- void \* txData
- void \* rxData
- uint16\_t txCount
- uint16\_t rxCount
- uint16\_t dataWidth
- uint16\_t sselNum
- uint32\_t option
- void \* usrData

- uint16\_t txIndex
- uint16\_t rxIndex
- SPIM\_XFER\_STATE\_T state

#### 7.56.2 Field Documentation

7.56.2.1 uint16 t dataWidth

Width of the data [Valid values: 1 to 16]

Definition at line 163 of file spim\_5411x.h.

7.56.2.2 int(\* eventCB) (LPC\_SPI\_T \*pSPI, SPIM\_EVENT\_T evt, struct SPIM\_XFER \*xfer)

Definition at line 158 of file spim\_5411x.h.

7.56.2.3 uint32\_t option

Dummy data to be transfered when rxCount > txCount ORed with #SPI\_XFER\_OPT\_EOF (if this functionality is required)

Definition at line 165 of file spim\_5411x.h.

7.56.2.4 uint16\_t rxCount

Number of data to be received [Not in bytes]

Definition at line 162 of file spim\_5411x.h.

7.56.2.5 void\* rxData

Pointer to buffer where received data be stored

Definition at line 160 of file spim\_5411x.h.

7.56.2.6 uint16\_t rxIndex

Index of memory to which next received data be stored

Definition at line 169 of file spim\_5411x.h.

7.56.2.7 uint16\_t sselNum

Slave select number to be asserted when transfering data [Valid values: 0 to 3]

Definition at line 164 of file spim\_5411x.h.

7.56.2.8 SPIM\_XFER\_STATE\_T state

State of the transfer

Definition at line 170 of file spim\_5411x.h.

7.56.2.9 uint16\_t txCount

Number of data to be transmitted [Not in bytes]

Definition at line 161 of file spim\_5411x.h.

7.56.2.10 void\* txData

Pointer to SPI master transfer event callback functions Pointer to buffer having transmit data Definition at line 159 of file spim\_5411x.h.

7.56.2.11 uint16\_t txIndex

Index of the next item to be transfered [If this is same as txCount then tx is complete]

Definition at line 168 of file spim 5411x.h.

7.56.2.12 void\* usrData

User data associated with this Xfer structure

Definition at line 166 of file spim\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spim\_5411x.h

# 7.57 SPIS\_XFER\_T Struct Reference

### 7.57.1 Detailed Description

Slave transfer data context

Definition at line 58 of file spis\_5411x.h.

#include "spis\_5411x.h"

#### **Data Fields**

- int(\* eventCB)(LPC\_SPI\_T \*pSPI, SPIS\_EVENT\_T evt, struct SPIS\_XFER \*xfer)
- void \* txData
- void \* rxData
- uint16\_t rxCount
- uint16\_t txCount
- uint16\_t txIndex
- uint16\_t rxIndex
- uint16\_t thresCount
- uint16\_t dataWidth
- uint8\_t sselNum
- · uint32\_t ss\_count
- bool ss\_state

### 7.57.2 Field Documentation

7.57.2.1 uint16\_t dataWidth

Width of the data [Valid values: 1 to 16]

Definition at line 67 of file spis\_5411x.h.

7.57.2.2 int(\* eventCB) (LPC\_SPI\_T \*pSPI, SPIS\_EVENT\_T evt, struct SPIS\_XFER \*xfer)

Pointer to SPI slave callback functions

Definition at line 59 of file spis\_5411x.h.

7.57.2.3 uint16\_t rxCount

Size of the pRXData buffer in items (not bytes), modified by driver

Definition at line 62 of file spis\_5411x.h.

7.57.2.4 void\* rxData

RX Data pointer

Definition at line 61 of file spis 5411x.h.

7.57.2.5 uint16\_t rxIndex

Total items (not bytes) transmitted, modified by driver

Definition at line 65 of file spis\_5411x.h.

7.57.2.6 uint32\_t ss\_count

Count of ssel events from the data, modified by driver

Definition at line 69 of file spis\_5411x.h.

7.57.2.7 bool ss\_state

State of slave-select true = asserted, false = de-asserted

Definition at line 70 of file spis\_5411x.h.

7.57.2.8 uint8\_t sselNum

Slave number assigned to this transfer, 0 - 3, modified by driver

Definition at line 68 of file spis\_5411x.h.

7.57.2.9 uint16\_t thresCount

Number of data to receive to trigger SPIS\_EVENT\_THRESHOLD event

Definition at line 66 of file spis\_5411x.h.

7.57.2.10 uint16\_t txCount

Number of items (not bytes) to send in pTXData buffer, modified by driver Definition at line 63 of file spis\_5411x.h.

7.57.2.11 void\* txData

TX Data pointer

Definition at line 60 of file spis\_5411x.h.

7.57.2.12 uint16\_t txIndex

Total items (not bytes) received, modified by driver

Definition at line 64 of file spis\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spis\_5411x.h

# 7.58 SysTick\_Type Struct Reference

### 7.58.1 Detailed Description

Structure type to access the System Timer (SysTick).

Definition at line 431 of file core cm0plus.h.

#include "core\_cm0plus.h"

## **Data Fields**

- \_\_IO uint32\_t CTRL
- \_\_IO uint32\_t LOAD
- \_\_IO uint32\_t VAL
- \_\_I uint32\_t CALIB

## 7.58.2 Field Documentation

7.58.2.1 \_\_I uint32\_t CALIB

Offset: 0x00C (R/) SysTick Calibration Register

Definition at line 436 of file core\_cm0plus.h.

7.58.2.2 \_\_\_IO uint32\_t CTRL

Offset: 0x000 (R/W) SysTick Control and Status Register

Definition at line 433 of file core\_cm0plus.h.

```
7.58.2.3 __IO uint32_t LOAD
```

Offset: 0x004 (R/W) SysTick Reload Value Register

Definition at line 434 of file core\_cm0plus.h.

```
7.58.2.4 ___IO uint32_t VAL
```

Offset: 0x008 (R/W) SysTick Current Value Register

Definition at line 435 of file core\_cm0plus.h.

The documentation for this struct was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# 7.59 TPI\_Type Struct Reference

### 7.59.1 Detailed Description

Structure type to access the Trace Port Interface Register (TPI).

Definition at line 919 of file core\_cm4.h.

```
#include "core_cm4.h"
```

#### **Data Fields**

- \_\_IO uint32\_t SSPSR
- \_\_IO uint32\_t CSPSR
- uint32 t RESERVED0 [2]
- \_\_IO uint32\_t ACPR
- uint32\_t RESERVED1 [55]
- \_\_IO uint32\_t SPPR
- uint32 t RESERVED2 [131]
- \_\_I uint32\_t FFSR
- \_\_IO uint32\_t FFCR
- \_\_I uint32\_t FSCR
- uint32\_t RESERVED3 [759]
- \_\_I uint32\_t TRIGGER
- \_\_I uint32\_t FIFO0
- \_\_I uint32\_t ITATBCTR2
- uint32\_t RESERVED4 [1]
- \_\_I uint32\_t ITATBCTR0
- \_\_I uint32\_t FIFO1
- \_\_IO uint32\_t ITCTRL
- uint32 t RESERVED5 [39]
- \_\_IO uint32\_t CLAIMSET
- \_\_IO uint32\_t CLAIMCLR
- uint32 t RESERVED7 [8]
- \_\_I uint32\_t DEVID
- \_\_I uint32\_t DEVTYPE

### 7.59.2 Field Documentation

7.59.2.1 \_\_\_IO uint32\_t ACPR

Offset: 0x010 (R/W) Asynchronous Clock Prescaler Register

Definition at line 924 of file core cm4.h.

7.59.2.2 \_\_IO uint32\_t CLAIMCLR

Offset: 0xFA4 (R/W) Claim tag clear Definition at line 941 of file core\_cm4.h.

7.59.2.3 IO uint32\_t CLAIMSET

Offset: 0xFA0 (R/W) Claim tag set

Definition at line 940 of file core\_cm4.h.

7.59.2.4 **IO** uint32\_t CSPSR

Offset: 0x004 (R/W) Current Parallel Port Size Register

Definition at line 922 of file core cm4.h.

7.59.2.5 \_\_\_I uint32\_t DEVID

Offset: 0xFC8 (R/) TPIU\_DEVID

Definition at line 943 of file core\_cm4.h.

7.59.2.6 \_\_I uint32\_t DEVTYPE

Offset: 0xFCC (R/) TPIU DEVTYPE

Definition at line 944 of file core\_cm4.h.

7.59.2.7 \_\_IO uint32\_t FFCR

Offset: 0x304 (R/W) Formatter and Flush Control Register

Definition at line 929 of file core\_cm4.h.

7.59.2.8 \_\_\_I uint32\_t FFSR

Offset: 0x300 (R/) Formatter and Flush Status Register

Definition at line 928 of file core\_cm4.h.

7.59.2.9 \_\_\_I uint32\_t FIFO0

Offset: 0xEEC (R/) Integration ETM Data
Definition at line 933 of file core\_cm4.h.

7.59.2.10 \_\_I uint32\_t FIFO1

Offset: 0xEFC (R/) Integration ITM Data Definition at line 937 of file core cm4.h.

7.59.2.11 \_\_\_I uint32\_t FSCR

Offset: 0x308 (R/) Formatter Synchronization Counter Register

Definition at line 930 of file core\_cm4.h.

7.59.2.12 \_\_I uint32\_t ITATBCTR0

Offset: 0xEF8 (R/) ITATBCTR0

Definition at line 936 of file core\_cm4.h.

7.59.2.13 \_\_\_I uint32\_t ITATBCTR2

Offset: 0xEF0 (R/) ITATBCTR2

Definition at line 934 of file core\_cm4.h.

7.59.2.14 \_\_IO uint32\_t ITCTRL

Offset: 0xF00 (R/W) Integration Mode Control

Definition at line 938 of file core cm4.h.

7.59.2.15 uint32\_t RESERVED0[2]

Definition at line 923 of file core\_cm4.h.

7.59.2.16 uint32\_t RESERVED1[55]

Definition at line 925 of file core\_cm4.h.

7.59.2.17 uint32\_t RESERVED2[131]

Definition at line 927 of file core\_cm4.h.

7.59.2.18 uint32\_t RESERVED3[759]

Definition at line 931 of file core\_cm4.h.

7.59.2.19 uint32\_t RESERVED4[1]

Definition at line 935 of file core\_cm4.h.

7.59.2.20 uint32\_t RESERVED5[39]

Definition at line 939 of file core\_cm4.h.

7.59.2.21 uint32\_t RESERVED7[8]

Definition at line 942 of file core\_cm4.h.

7.59.2.22 \_\_\_IO uint32\_t SPPR

Offset: 0x0F0 (R/W) Selected Pin Protocol Register

Definition at line 926 of file core\_cm4.h.

7.59.2.23 IO uint32\_t SSPSR

Offset: 0x000 (R/) Supported Parallel Port Size Register

Definition at line 921 of file core\_cm4.h.

7.59.2.24 \_\_\_I uint32\_t TRIGGER

Offset: 0xEE8 (R/) TRIGGER

Definition at line 932 of file core\_cm4.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# 7.60 UART\_BAUD\_T Struct Reference

### 7.60.1 Detailed Description

UART Baud rate calculation structure.

Note

Use oversampling (ovr) value other than 16, only if the difference between the actual baud and desired baud has an unacceptable error percentage. Smaller ovr values can cause the sampling position within the data-bit less accurate an may potentially cause more noise errors or incorrect data set ovr to < 10 only when there is no other higher values suitable.

Definition at line 211 of file uart\_5411x.h.

```
#include "uart_5411x.h"
```

## **Data Fields**

- uint32\_t clk
- · uint32\_t baud
- uint8\_t ovr
- uint8\_t mul
- uint16\_t div

### 7.60.2 Field Documentation

7.60.2.1 uint32\_t baud

IN: Required baud rate; OUT: Actual baud rate

Definition at line 213 of file uart\_5411x.h.

7.60.2.2 uint32\_t clk

IN: Base clock to fractional divider; OUT: "Base clock rate for UART"

Definition at line 212 of file uart\_5411x.h.

7.60.2.3 uint16\_t div

OUT: Integer divider to divide the "Base clock rate for UART"

Definition at line 216 of file uart\_5411x.h.

7.60.2.4 uint8\_t mul

IN: 0 - calculate MUL, 1 - do't calculate (*clk*) has UART base clock; OUT: MUL value to be set in FRG register Definition at line 215 of file uart\_5411x.h.

7.60.2.5 uint8\_t ovr

IN: Number of desired over samples [0-auto detect or values 5 to 16]; OUT: Auto detected over samples [unchanged if IN is not 0]

Definition at line 214 of file uart\_5411x.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/uart\_5411x.h

# 7.61 UART\_STATISTICS\_T Struct Reference

#### 7.61.1 Detailed Description

UART statistics structure.

Note

Maintains current UART statistics.

Definition at line 224 of file uart 5411x.h.

```
#include "uart_5411x.h"
```

#### **Data Fields**

- uint32 t interrupts
- uint32\_t lvl\_tx
- uint32\_t lvl\_rx

- uint32\_t fifo\_err\_tx
- uint32\_t fifo\_err\_rx
- · uint32 t uart cts
- uint32\_t uart\_break
- uint32\_t uart\_start
- uint32\_t uart\_err\_frame
- uint32\_t uart\_err\_parity
- uint32\_t uart\_err\_rx\_noise
- uint32\_t uart\_err\_auto\_baud

#### 7.61.2 Field Documentation

7.61.2.1 uint32\_t fifo\_err\_rx

count: FIFO receive errors

Definition at line 229 of file uart\_5411x.h.

7.61.2.2 uint32\_t fifo\_err\_tx

count: FIFO transmit errors

Definition at line 228 of file uart\_5411x.h.

7.61.2.3 uint32\_t interrupts

count: interrupts

Definition at line 225 of file uart\_5411x.h.

7.61.2.4 uint32\_t lvl\_rx

count: receive interrupts

Definition at line 227 of file uart\_5411x.h.

7.61.2.5 uint32\_t lvl\_tx

count: transmit interrupts

Definition at line 226 of file uart\_5411x.h.

7.61.2.6 uint32\_t uart\_break

count: UART break

Definition at line 231 of file uart\_5411x.h.

7.61.2.7 uint32\_t uart\_cts

count: UART CTS

Definition at line 230 of file uart\_5411x.h.

7.61.2.8 uint32\_t uart\_err\_auto\_baud

count: UART auto-baud errors

Definition at line 236 of file uart 5411x.h.

7.61.2.9 uint32\_t uart\_err\_frame

count: UART frame errors

Definition at line 233 of file uart\_5411x.h.

7.61.2.10 uint32\_t uart\_err\_parity

count: UART parity errors

Definition at line 234 of file uart\_5411x.h.

7.61.2.11 uint32 t uart\_err\_rx\_noise

count: UART receive noise errors

Definition at line 235 of file uart 5411x.h.

7.61.2.12 uint32\_t uart\_start

count: UART RX starts

Definition at line 232 of file uart\_5411x.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/uart\_5411x.h

# 7.62 USB\_COMMON\_DESCRIPTOR Struct Reference

# 7.62.1 Detailed Description

**USB Common Descriptor** 

Definition at line 664 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType

### 7.62.2 Field Documentation

7.62.2.1 uint8\_t bDescriptorType

Descriptor Type

Definition at line 667 of file usbd.h.

7.62.2.2 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 666 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.63 USB\_CONFIGURATION\_DESCRIPTOR Struct Reference

### 7.63.1 Detailed Description

**USB Standard Configuration Descriptor** 

Definition at line 437 of file usbd.h.

#include "usbd.h"

#### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint16 t wTotalLength
- uint8\_t bNumInterfaces
- uint8\_t bConfigurationValue
- uint8\_t iConfiguration
- uint8\_t bmAttributes
- uint8\_t bMaxPower

### 7.63.2 Field Documentation

7.63.2.1 uint8\_t bConfigurationValue

Value to use as an argument to the SetConfiguration() request to select this configuration.

Definition at line 447 of file usbd.h.

7.63.2.2 uint8\_t bDescriptorType

**CONFIGURATION Descriptor Type** 

Definition at line 440 of file usbd.h.

7.63.2.3 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 439 of file usbd.h.

7.63.2.4 uint8\_t bmAttributes

Configuration characteristics D7: Reserved (set to one)

D6: Self-powered D5: Remote Wakeup

D4...0: Reserved (reset to zero)

D7 is reserved and must be set to one for historical reasons.

A device configuration that uses power from the bus and a local source reports a non-zero value in bMaxPower to indicate the amount of bus power required and sets D6. The actual power source at runtime may be determined using the GetStatus(DEVICE) request (see USB 2.0 spec Section 9.4.5).

If a device configuration supports remote wakeup, D5 is set to one.

Definition at line 452 of file usbd.h.

#### 7.63.2.5 uint8\_t bMaxPower

Maximum power consumption of the USB device from the bus in this specific configuration when the device is fully operational. Expressed in 2 mA units (i.e., 50 = 100 mA).

Note: A device configuration reports whether the configuration is bus-powered or selfpowered. Device status reports whether the device is currently self-powered. If a device is disconnected from its external power source, it updates device status to indicate that it is no longer self-powered.

A device may not increase its power draw from the bus, when it loses its external power source, beyond the amount reported by its configuration.

If a device can continue to operate when disconnected from its external power source, it continues to do so. If the device cannot continue to operate, it fails operations it can no longer support. The USB System Software may determine the cause of the failure by checking the status and noting the loss of the devices power source.

Definition at line 468 of file usbd.h.

7.63.2.6 uint8\_t bNumInterfaces

Number of interfaces supported by this configuration

Definition at line 446 of file usbd.h.

7.63.2.7 uint8\_t iConfiguration

Index of string descriptor describing this configuration

Definition at line 450 of file usbd.h.

7.63.2.8 uint16\_t wTotalLength

Total length of data returned for this configuration. Includes the combined length of all descriptors (configuration, interface, endpoint, and class- or vendor-specific) returned for this configuration.

Definition at line 441 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.64 USB\_DEVICE\_DESCRIPTOR Struct Reference

#### 7.64.1 Detailed Description

**USB Standard Device Descriptor** 

Definition at line 352 of file usbd.h.

#include "usbd.h"

#### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint16\_t bcdUSB
- uint8 t bDeviceClass
- uint8\_t bDeviceSubClass
- uint8\_t bDeviceProtocol
- uint8\_t bMaxPacketSize0
- · uint16 t idVendor
- uint16 t idProduct
- uint16\_t bcdDevice
- · uint8 t iManufacturer
- uint8\_t iProduct
- uint8 t iSerialNumber
- · uint8 t bNumConfigurations

#### 7.64.2 Field Documentation

7.64.2.1 uint16\_t bcdDevice

Device release number in binary-coded decimal.

Definition at line 409 of file usbd.h.

7.64.2.2 uint16\_t bcdUSB

BUSB Specification Release Number in Binary-Coded Decimal (i.e., 2.10 is 210H). This field identifies the release of the USB Specification with which the device and its descriptors are compliant.

Definition at line 356 of file usbd.h.

7.64.2.3 uint8\_t bDescriptorType

**DEVICE** Descriptor Type.

Definition at line 355 of file usbd.h.

7.64.2.4 uint8\_t bDeviceClass

Class code (assigned by the USB-IF). If this field is reset to zero, each interface within a configuration specifies its own class information and the various interfaces operate independently.

If this field is set to a value between 1 and FEH, the device supports different class specifications on different interfaces and the interfaces may not operate independently. This value identifies the class definition used for the aggregate interfaces.

If this field is set to FFH, the device class is vendor-specific.

Definition at line 362 of file usbd.h.

#### 7.64.2.5 uint8\_t bDeviceProtocol

Protocol code (assigned by the USB-IF). These codes are qualified by the value of the bDeviceClass and the b← DeviceSubClass fields. If a device supports class-specific protocols on a device basis as opposed to an interface basis, this code identifies the protocols that the device uses as defined by the specification of the device class. If this field is reset to zero, the device does not use class-specific protocols on a device basis. However, it may use

classspecific protocols on an interface basis.

If this field is set to FFH, the device uses a vendor-specific protocol on a device basis.

Definition at line 386 of file usbd.h.

7.64.2.6 uint8\_t bDeviceSubClass

Subclass code (assigned by the USB-IF). These codes are qualified by the value of the bDeviceClass field.

If the bDeviceClass field is reset to zero, this field must also be reset to zero.

If the bDeviceClass field is not set to FFH, all values are reserved for assignment by the USB-IF.

Definition at line 377 of file usbd.h.

7.64.2.7 uint8\_t bLength

Size of this descriptor in bytes.

Definition at line 354 of file usbd.h.

7.64.2.8 uint8\_t bMaxPacketSize0

Maximum packet size for endpoint zero (only 8, 16, 32, or 64 are valid). For HS devices is fixed to 64.

Definition at line 402 of file usbd.h.

7.64.2.9 uint8\_t bNumConfigurations

Number of possible configurations.

Definition at line 415 of file usbd.h.

7.64.2.10 uint16\_t idProduct

Product ID (assigned by the manufacturer).

Definition at line 408 of file usbd.h.

7.64.2.11 uint16\_t idVendor

Vendor ID (assigned by the USB-IF).

Definition at line 407 of file usbd.h.

7.64.2.12 uint8\_t iManufacturer

Index of string descriptor describing manufacturer.

Definition at line 410 of file usbd.h.

7.64.2.13 uint8\_t iProduct

Index of string descriptor describing product.

Definition at line 411 of file usbd.h.

7.64.2.14 uint8\_t iSerialNumber

Index of string descriptor describing the devices serial number.

Definition at line 412 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.65 USB\_DEVICE\_QUALIFIER\_DESCRIPTOR Struct Reference

# 7.65.1 Detailed Description

USB 2.0 Device Qualifier Descriptor

Definition at line 421 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint16 t bcdUSB
- uint8\_t bDeviceClass
- uint8\_t bDeviceSubClass
- uint8\_t bDeviceProtocol
- uint8\_t bMaxPacketSize0
- uint8\_t bNumConfigurations
- uint8\_t bReserved

### 7.65.2 Field Documentation

7.65.2.1 uint16\_t bcdUSB

USB specification version number (e.g., 0200H for V2.00)

Definition at line 425 of file usbd.h.

7.65.2.2 uint8\_t bDescriptorType

Device Qualifier Type

Definition at line 424 of file usbd.h.

7.65.2.3 uint8\_t bDeviceClass

Class Code

Definition at line 426 of file usbd.h.

7.65.2.4 uint8\_t bDeviceProtocol

Protocol Code

Definition at line 428 of file usbd.h.

7.65.2.5 uint8\_t bDeviceSubClass

SubClass Code

Definition at line 427 of file usbd.h.

7.65.2.6 uint8\_t bLength

Size of descriptor

Definition at line 423 of file usbd.h.

7.65.2.7 uint8\_t bMaxPacketSize0

Maximum packet size for other speed

Definition at line 429 of file usbd.h.

7.65.2.8 uint8\_t bNumConfigurations

Number of Other-speed Configurations

Definition at line 430 of file usbd.h.

7.65.2.9 uint8\_t bReserved

Reserved for future use, must be zero

Definition at line 431 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.66 USB\_ENDPOINT\_DESCRIPTOR Struct Reference

### 7.66.1 Detailed Description

**USB Standard Endpoint Descriptor** 

Definition at line 571 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint8\_t bEndpointAddress
- uint8\_t bmAttributes
- uint16\_t wMaxPacketSize
- uint8\_t blnterval

#### 7.66.2 Field Documentation

7.66.2.1 uint8\_t bDescriptorType

**ENDPOINT Descriptor Type** 

Definition at line 574 of file usbd.h.

7.66.2.2 uint8\_t bEndpointAddress

The address of the endpoint on the USB device described by this descriptor. The address is encoded as follows:

Bit 3...0: The endpoint number

Bit 6...4: Reserved, reset to zero

Bit 7: Direction, ignored for control endpoints 0 = OUT endpoint 1 = IN endpoint.

See also

USBD ENDPOINT ADR Type

Definition at line 575 of file usbd.h.

7.66.2.3 uint8 t bInterval

Interval for polling endpoint for data transfers. Expressed in frames or microframes depending on the device operating speed (i.e., either 1 millisecond or 125 s units).

- For full-/high-speed isochronous endpoints, this value must be in the range from 1 to 16. The blnterval value is used as the exponent for a  $2^(bInterval 1)$  value; e.g., a blnterval of 4 means a period of 8 ( $2^(4 1)$ ).
- For full-/low-speed interrupt endpoints, the value of this field may be from 1 to 255.
- For high-speed interrupt endpoints, the binterval value is used as the exponent for a  $2^(bInterval 1)$  value; e.g., a binterval of 4 means a period of 8 ( $2^(4-1)$ ). This value must be from 1 to 16.
- For high-speed bulk/control OUT endpoints, the bInterval must specify the maximum NAK rate of the endpoint.
   A value of 0 indicates the endpoint never NAKs. Other values indicate at most 1 NAK each bInterval number of microframes. This value must be in the range from 0 to 255.
   Refer to Chapter 5 of USB 2.0 specification for more information.

Definition at line 627 of file usbd.h.

7.66.2.4 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 573 of file usbd.h.

7.66.2.5 uint8 t bmAttributes

This field describes the endpoints attributes when it is configured using the bConfigurationValue.

Bits 1..0: Transfer Type

- 00 = Control
- 01 = Isochronous
- 10 = Bulk

• 11 = Interrupt

If not an isochronous endpoint, bits 5..2 are reserved and must be set to zero. If isochronous, they are defined as follows:

Bits 3..2: Synchronization Type

- 00 = No Synchronization
- 01 = Asynchronous
- 10 = Adaptive
- 11 = Synchronous Bits 5..4: Usage Type
- 00 = Data endpoint
- 01 = Feedback endpoint
- 10 = Implicit feedback Data endpoint
- 11 = Reserved

Refer to Chapter 5 of USB 2.0 specification for more information.

All other bits are reserved and must be reset to zero. Reserved bits must be ignored by the host.

See also

USBD\_EP\_ATTR\_Type

Definition at line 583 of file usbd.h.

### 7.66.2.6 uint16\_t wMaxPacketSize

Maximum packet size this endpoint is capable of sending or receiving when this configuration is selected.

For isochronous endpoints, this value is used to reserve the bus time in the schedule, required for the per-(micro)frame data payloads. The pipe may, on an ongoing basis, actually use less bandwidth than that reserved. The device reports, if necessary, the actual bandwidth used via its normal, non-USB defined mechanisms.

For all endpoints, bits 10..0 specify the maximum packet size (in bytes).

For high-speed isochronous and interrupt endpoints:

Bits 12..11 specify the number of additional transaction opportunities per microframe:

- 00 = None (1 transaction per microframe)
- 01 = 1 additional (2 per microframe)
- 10 = 2 additional (3 per microframe)
- 11 = Reserved

Bits 15..13 are reserved and must be set to zero.

Definition at line 607 of file usbd.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.67 USB\_IAD\_DESCRIPTOR Struct Reference

### 7.67.1 Detailed Description

USB Standard Interface Association Descriptor

Definition at line 497 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- · uint8 t bLength
- uint8\_t bDescriptorType
- uint8 t bFirstInterface
- uint8\_t bInterfaceCount
- uint8\_t bFunctionClass
- uint8 t bFunctionSubClass
- uint8\_t bFunctionProtocol
- · uint8 t iFunction

### 7.67.2 Field Documentation

7.67.2.1 uint8\_t bDescriptorType

INTERFACE ASSOCIATION Descriptor Type

Definition at line 500 of file usbd.h.

7.67.2.2 uint8\_t bFirstInterface

Interface number of the first interface that is associated with this function.

Definition at line 501 of file usbd.h.

7.67.2.3 uint8\_t bFunctionClass

Class code (assigned by USB-IF).

A value of zero is not allowed in this descriptor. If this field is FFH, the function class is vendorspecific. All other values are reserved for assignment by the USB-IF.

Definition at line 505 of file usbd.h.

7.67.2.4 uint8\_t bFunctionProtocol

Protocol code (assigned by the USB).

These codes are qualified by the values of the bFunctionClass and bFunctionSubClass fields.

Definition at line 513 of file usbd.h.

7.67.2.5 uint8\_t bFunctionSubClass

Subclass code (assigned by USB-IF).

If the bFunctionClass field is not set to FFH all values are reserved for assignment by the USBIF.

Definition at line 510 of file usbd.h.

7.67.2.6 uint8\_t bInterfaceCount

Number of contiguous interfaces that are associated with this function.

Definition at line 503 of file usbd.h.

7.67.2.7 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 499 of file usbd.h.

7.67.2.8 uint8\_t iFunction

Index of string descriptor describing this function.

Definition at line 516 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.68 USB\_INTERFACE\_DESCRIPTOR Struct Reference

### 7.68.1 Detailed Description

**USB Standard Interface Descriptor** 

Definition at line 522 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint8\_t bInterfaceNumber
- uint8\_t bAlternateSetting
- uint8 t bNumEndpoints
- uint8 t bInterfaceClass
- uint8\_t bInterfaceSubClass
- uint8\_t bInterfaceProtocol
- uint8\_t iInterface

#### 7.68.2 Field Documentation

7.68.2.1 uint8\_t bAlternateSetting

Value used to select this alternate setting for the interface identified in the prior field Definition at line 530 of file usbd.h.

7.68.2.2 uint8\_t bDescriptorType

**INTERFACE Descriptor Type** 

Definition at line 525 of file usbd.h.

7.68.2.3 uint8\_t bInterfaceClass

Class code (assigned by the USB-IF).

A value of zero is reserved for future standardization.

If this field is set to FFH, the interface class is vendor-specific.

All other values are reserved for assignment by the USB-IF.

Definition at line 536 of file usbd.h.

7.68.2.4 uint8\_t bInterfaceNumber

Number of this interface. Zero-based value identifying the index in the array of concurrent interfaces supported by this configuration.

Definition at line 526 of file usbd.h.

7.68.2.5 uint8\_t bInterfaceProtocol

Protocol code (assigned by the USB).

These codes are qualified by the value of the bInterfaceClass and the bInterfaceSubClass fields. If an interface supports class-specific requests, this code identifies the protocols that the device uses as defined by the specification of the device class.

If this field is reset to zero, the device does not use a class-specific protocol on this interface.

If this field is set to FFH, the device uses a vendor-specific protocol for this interface.

Definition at line 551 of file usbd.h.

7.68.2.6 uint8\_t bInterfaceSubClass

Subclass code (assigned by the USB-IF).

These codes are qualified by the value of the bInterfaceClass field.

If the bInterfaceClass field is reset to zero, this field must also be reset to zero.

If the bInterfaceClass field is not set to FFH, all values are reserved for assignment by the USB-IF.

Definition at line 543 of file usbd.h.

7.68.2.7 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 524 of file usbd.h.

7.68.2.8 uint8\_t bNumEndpoints

Number of endpoints used by this interface (excluding endpoint zero). If this value is zero, this interface only uses the Default Control Pipe.

Definition at line 532 of file usbd.h.

7.68.2.9 uint8\_t iInterface

Index of string descriptor describing this interface

Definition at line 565 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.69 USB\_OTHER\_SPEED\_CONFIGURATION Struct Reference

# 7.69.1 Detailed Description

USB Other Speed Configuration
Definition at line 673 of file usbd.h.

#include "usbd.h"

#### **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint16\_t wTotalLength
- uint8\_t bNumInterfaces
- · uint8\_t bConfigurationValue
- uint8\_t IConfiguration
- uint8\_t bmAttributes
- uint8\_t bMaxPower

# 7.69.2 Field Documentation

7.69.2.1 uint8\_t bConfigurationValue

Value to use to select configuration

Definition at line 679 of file usbd.h.

7.69.2.2 uint8\_t bDescriptorType

Other\_speed\_Configuration Type
Definition at line 676 of file usbd.h.

7.69.2.3 uint8\_t bLength

Size of descriptor

Definition at line 675 of file usbd.h.

7.69.2.4 uint8\_t bmAttributes

Same as Configuration descriptor Definition at line 681 of file usbd.h.

7.69.2.5 uint8\_t bMaxPower

Same as Configuration descriptor Definition at line 682 of file usbd.h. 7.69.2.6 uint8\_t bNumInterfaces

Number of interfaces supported by this speed configuration

Definition at line 678 of file usbd.h.

7.69.2.7 uint8\_t IConfiguration

Index of string descriptor

Definition at line 680 of file usbd.h.

7.69.2.8 uint16\_t wTotalLength

Total length of data returned

Definition at line 677 of file usbd.h.

The documentation for this struct was generated from the following file:

C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.70 USB\_SETUP\_PACKET Struct Reference

# 7.70.1 Detailed Description

USB Default Control Pipe Setup Packet

Definition at line 199 of file usbd.h.

#include "usbd.h"

### **Data Fields**

- REQUEST\_TYPE bmRequestType
- uint8\_t bRequest
- WORD BYTE wValue
- WORD\_BYTE windex
- uint16\_t wLength

### 7.70.2 Field Documentation

7.70.2.1 REQUEST\_TYPE bmRequestType

This bitmapped field identifies the characteristics of the specific request.

See also

\_BM\_T.

Definition at line 201 of file usbd.h.

### 7.70.2.2 uint8\_t bRequest

This field specifies the particular request. The Type bits in the bmRequestType field modify the meaning of this field.

See also

USBD\_REQUEST.

Definition at line 204 of file usbd.h.

### 7.70.2.3 WORD\_BYTE windex

Used to pass a parameter to the device, specific to the request. The wlndex field is often used in requests to specify an endpoint or an interface.

Definition at line 211 of file usbd.h.

### 7.70.2.4 uint16\_t wLength

This field specifies the length of the data transferred during the second phase of the control transfer.

Definition at line 215 of file usbd.h.

#### 7.70.2.5 WORD\_BYTE wValue

Used to pass a parameter to the device, specific to the request.

Definition at line 208 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.71 USB\_STRING\_DESCRIPTOR Struct Reference

### 7.71.1 Detailed Description

**USB String Descriptor** 

Definition at line 654 of file usbd.h.

#include "usbd.h"

# **Data Fields**

- uint8\_t bLength
- uint8\_t bDescriptorType
- uint16\_t bString

### 7.71.2 Field Documentation

### 7.71.2.1 uint8\_t bDescriptorType

STRING Descriptor Type

Definition at line 657 of file usbd.h.

7.71.2.2 uint8\_t bLength

Size of this descriptor in bytes

Definition at line 656 of file usbd.h.

7.71.2.3 uint16\_t bString

UNICODE encoded string

Definition at line 658 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.72 WB\_T Struct Reference

### 7.72.1 Detailed Description

Structure to pack lower and upper byte to form 16 bit word.

Definition at line 78 of file usbd.h.

```
#include "usbd.h"
```

### **Data Fields**

- uint8 t L
- uint8\_t H

# 7.72.2 Field Documentation

7.72.2.1 uint8\_t H

upper byte

Definition at line 81 of file usbd.h.

7.72.2.2 uint8\_t L

lower byte

Definition at line 80 of file usbd.h.

The documentation for this struct was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.73 WORD\_BYTE Union Reference

# 7.73.1 Detailed Description

Union of \_WB\_T struct and 16 bit word.

Definition at line 87 of file usbd.h.

```
#include "usbd.h"
```

### **Data Fields**

- uint16\_t W
- WB\_T WB

### 7.73.2 Field Documentation

```
7.73.2.1 uint16_t W
```

data member to do 16 bit access

Definition at line 89 of file usbd.h.

```
7.73.2.2 WB_T WB
```

data member to do 8 bit access

Definition at line 90 of file usbd.h.

The documentation for this union was generated from the following file:

• C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/usbd.h

# 7.74 xPSR\_Type Union Reference

# 7.74.1 Detailed Description

Union type to access the Special-Purpose Program Status Registers (xPSR).

Definition at line 242 of file core\_cm0plus.h.

```
#include "core_cm0plus.h"
```

# **Data Fields**

```
• struct {
   uint32_t ISR:9
   uint32 t reserved0:15
   uint32 t T:1
   uint32_t IT:2
   uint32_t Q:1
   uint32 t V:1
   uint32_t C:1
   uint32_t Z:1
    uint32_t N:1
 } b

    uint32 t w

struct {
    uint32 t ISR:9
   uint32 t reserved0:7
   uint32_t GE:4
    uint32_t _reserved1:4
```

```
uint32_t T:1
        uint32_t IT:2
        uint32_t Q:1
                           uint32_t V:1
                           uint32_t C:1
                           uint32 t Z:1
                           uint32_t N:1
                         } b
7.74.2 Field Documentation
7.74.2.1 uint32_t _reserved0
bit: 9..23 Reserved
bit: 9..15 Reserved
Definition at line 248 of file core_cm0plus.h.
7.74.2.2 uint32_t _reserved1
bit: 20..23 Reserved
Definition at line 297 of file core_cm4.h.
7.74.2.3 struct { ... } b
Structure used for bit access
7.74.2.4 struct { ... } b
Structure used for bit access
7.74.2.5 uint32_t C
bit: 29 Carry condition code flag
Definition at line 258 of file core_cm0plus.h.
7.74.2.6 uint32_t GE
bit: 16..19 Greater than or Equal flags
Definition at line 296 of file core_cm4.h.
7.74.2.7 uint32_t ISR
bit: 0.. 8 Exception number
Definition at line 246 of file core_cm0plus.h.
```

7.74.2.8 uint32\_t IT

bit: 25..26 saved IT state (read 0)

Definition at line 255 of file core\_cm0plus.h.

7.74.2.9 uint32\_t N

bit: 31 Negative condition code flag

Definition at line 260 of file core\_cm0plus.h.

7.74.2.10 uint32\_t Q

bit: 27 Saturation condition flag

Definition at line 256 of file core\_cm0plus.h.

7.74.2.11 uint32\_t T

bit: 24 Thumb bit (read 0)

Definition at line 254 of file core\_cm0plus.h.

7.74.2.12 uint32\_t V

bit: 28 Overflow condition code flag

Definition at line 257 of file core\_cm0plus.h.

7.74.2.13 uint32\_t w

Type used for word access

Definition at line 262 of file core\_cm0plus.h.

7.74.2.14 uint32\_t Z

bit: 30 Zero condition code flag

Definition at line 259 of file core\_cm0plus.h.

The documentation for this union was generated from the following files:

- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h
- C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h

# **Chapter 8**

# **File Documentation**

# 8.1 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/adc\_5411x.h File Reference

### **Data Structures**

struct LPC\_ADC\_T

ADC register block structure.

#### **Macros**

```
    #define ADC_MAX_SAMPLE_RATE 80000000
    #define ADC_MAX_CHANNEL_NUM 12
```

#define ADC CR CLKDIV MASK (0xFF << 0)

ADC register support bitfields and mask.

```
    #define ADC CR CLKDIV BITPOS (0)
```

- #define ADC\_CR\_ASYNC\_MODE (1 << 8)
- #define ADC\_CR\_RESOL(n) ((n) << 9)</li>
- #define ADC\_CR\_LPWRMODEBIT (1 << 10)</li>
- #define ADC\_CR\_BYPASS (1 << 11)
- #define ADC\_CR\_TSAMP(n) ((n) << 12)</li>
- #define ADC CR CALMODEBIT (1 << 30)
- #define ADC\_CR\_BITACC(n) ((((n) & 0x1) << 9))
- #define ADC\_CR\_CLKDIV(n) ((((n) & 0xFF) << 0))</li>
- #define ADC\_SAMPLE\_RATE\_CONFIG\_MASK (ADC\_CR\_CLKDIV(0xFF) | ADC\_CR\_BITACC(0x01))
- #define ADC SEQ CTRL CHANNEL EN(n) (1 << n)
- #define ADC\_SEQ\_CTRL\_TRIGGER(n) ((n & 0x3f)<<12)
- #define ADC\_SEQ\_CTRL\_HWTRIG\_POLPOS (1 << 18)</li>
- #define ADC SEQ CTRL HWTRIG SYNCBYPASS (1 << 19)</li>
- #define ADC\_SEQ\_CTRL\_START (1 << 26)</li>
- #define ADC\_SEQ\_CTRL\_BURST (1 << 27)</li>
- #define ADC\_SEQ\_CTRL\_SINGLESTEP (1 << 28)</li>
- #define ADC\_SEQ\_CTRL\_LOWPRIO (1 << 29)</li>
- #define ADC\_SEQ\_CTRL\_MODE\_EOS (1 << 30)</li>
- #define ADC\_SEQ\_CTRL\_SEQ\_ENA (1UL << 31)</li>
- #define ADC\_SEQ\_GDAT\_RESULT\_MASK (0xFFF << 4)</li>
- #define ADC\_SEQ\_GDAT\_RESULT\_BITPOS (4)
- #define ADC\_SEQ\_GDAT\_THCMPRANGE\_MASK (0x3 << 16)</li>
- #define ADC\_SEQ\_GDAT\_THCMPRANGE\_BITPOS (16)
- #define ADC\_SEQ\_GDAT\_THCMPCROSS\_MASK (0x3 << 18)</li>

```
    #define ADC_SEQ_GDAT_THCMPCROSS_BITPOS (18)

    #define ADC_SEQ_GDAT_CHAN_MASK (0xF << 26)</li>

• #define ADC_SEQ_GDAT_CHAN_BITPOS (26)

    #define ADC SEQ GDAT OVERRUN (1 << 30)</li>

    #define ADC_SEQ_GDAT_DATAVALID (1UL << 31)</li>

    #define ADC DR RESULT BITPOS (4)

    #define ADC_DR_RESULT(n) ((((n) >> 4) & 0xFFF))

    #define ADC_DR_THCMPRANGE_MASK (0x3 << 16)</li>

    #define ADC DR THCMPRANGE BITPOS (16)

    #define ADC DR THCMPRANGE(n) (((n) >> ADC DR THCMPRANGE BITPOS) & 0x3)

    #define ADC_DR_THCMPCROSS_MASK (0x3 << 18)</li>

    #define ADC_DR_THCMPCROSS_BITPOS (18)

    #define ADC_DR_THCMPCROSS(n) (((n) >> ADC_DR_THCMPCROSS_BITPOS) & 0x3)

    #define ADC DR CHAN MASK (0xF << 26)</li>

    #define ADC_DR_CHAN_BITPOS (26)

    #define ADC DR CHANNEL(n) (((n) >> ADC DR CHAN BITPOS) & 0xF)

    #define ADC_DR_OVERRUN (1 << 30)</li>

    #define ADC_DR_DATAVALID (1UL << 31)</li>

    #define ADC DR DONE(n) (((n) >> 31))

    #define ADC THR VAL MASK (0xFFF << 4)</li>

    #define ADC_THR_VAL_POS (4)

    #define ADC THRSEL CHAN SEL THR1(n) (1 << (n))</li>

    #define ADC_INTEN_SEQA_ENABLE (1 << 0)</li>

    #define ADC INTEN SEQB ENABLE (1 << 1)</li>

    #define ADC_INTEN_SEQN_ENABLE(seq) (1 << (seq))</li>

    #define ADC INTEN OVRRUN ENABLE (1 << 2)</li>

    #define ADC_INTEN_CMP_DISBALE (0)

• #define ADC_INTEN_CMP_OUTSIDETH (1)
• #define ADC INTEN CMP CROSSTH (2)
• #define ADC_INTEN_CMP_MASK (3)
#define ADC_INTEN_CMP_ENABLE(isel, ch) (((isel) & ADC_INTEN_CMP_MASK) << ((2 * (ch)) + 3))</li>

    #define ADC_FLAGS_THCMP_MASK(ch) (1 << (ch))</li>

    #define ADC FLAGS OVRRUN MASK(ch) (1 << (12 + (ch)))</li>

    #define ADC_FLAGS_SEQA_OVRRUN_MASK (1 << 24)</li>

    #define ADC FLAGS SEQB OVRRUN MASK (1 << 25)</li>

    #define ADC_FLAGS_SEQN_OVRRUN_MASK(seq) (1 << (24 + (seq)))</li>

    #define ADC_FLAGS_SEQA_INT_MASK (1 << 28)</li>

    #define ADC_FLAGS_SEQB_INT_MASK (1 << 29)</li>

    #define ADC FLAGS SEQN INT MASK(seq) (1 << (28 + (seq)))</li>

    #define ADC_FLAGS_THCMP_INT_MASK (1 << 30)</li>

    #define ADC FLAGS OVRRUN INT MASK (1UL << 31)</li>

    #define ADC_STARTUP_ENABLE (0x1 << 0)</li>

    #define ADC STARTUP INIT (0x1 << 1)</li>

    #define ADC CALIB (0x1<<0)</li>

    #define ADC CALREQD (0x1<<1)</li>
```

### **Enumerations**

```
    enum ADC_SEQ_IDX_T { ADC_SEQA_IDX = 0, ADC_SEQB_IDX }
    enum ADC_TSAMP_T {
        ADC_TSAMP_2CLK5 = 0, ADC_TSAMP_3CLK5, ADC_TSAMP_4CLK5, ADC_TSAMP_5CLK5,
        ADC_TSAMP_6CLK5, ADC_TSAMP_7CLK5, ADC_TSAMP_8CLK5, ADC_TSAMP_9CLK5 }
```

ADC sampling time bits 12, 13 and 14.

- enum ADC\_DR\_THCMPRANGE\_T { ADC\_DR\_THCMPRANGE\_INRANGE, ADC\_DR\_THCMPRANGE\_← RESERVED, ADC\_DR\_THCMPRANGE\_BELOW, ADC\_DR\_THCMPRANGE\_ABOVE }

#### **Functions**

void Chip ADC Init (LPC ADC T\*pADC, uint32 t flags)

Initialize the ADC peripheral.

void Chip\_ADC\_DeInit (LPC\_ADC\_T \*pADC)

Shutdown ADC.

\_\_STATIC\_INLINE void Chip\_ADC\_SetDivider (LPC\_ADC\_T \*pADC, uint8\_t div)

Set ADC divider.

void Chip ADC SetClockRate (LPC ADC T\*pADC, uint32 t rate)

Set ADC clock rate.

STATIC INLINE uint8 t Chip ADC GetDivider (LPC ADC T\*pADC)

Get ADC divider.

uint32 t Chip ADC Calibration (LPC ADC T\*pADC)

Perform ADC calibration.

\_\_STATIC\_INLINE void Chip\_ADC\_SelectTempSensorInput (LPC\_ADC\_T \*pADC)

Selects Temperature sensor as the input for Channel 0.

\_\_STATIC\_INLINE void Chip\_ADC\_SetSequencerBits (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32 t bits)

Helper function for safely setting ADC sequencer register bits.

\_\_STATIC\_INLINE void Chip\_ADC\_ClearSequencerBits (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t bits)

Helper function for safely clearing ADC sequencer register bits.

• \_\_STATIC\_INLINE void Chip\_ADC\_SetupSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex, uint32\_t options)

Sets up ADC conversion sequencer A or B.

• \_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetSequencerCtrl (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq ← Index)

Get sequenceX control register value.

- \_\_STATIC\_INLINE void Chip\_ADC\_EnableSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)

  Enables a sequencer.
- \_\_STATIC\_INLINE void Chip\_ADC\_DisableSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)

  Disables a sequencer.
- \_\_STATIC\_INLINE void Chip\_ADC\_StartSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seqIndex)

  Forces a sequencer trigger event (software trigger of ADC)
- \_\_STATIC\_INLINE void Chip\_ADC\_StartBurstSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq← Index)

Starts sequencer burst mode.

\_\_STATIC\_INLINE void Chip\_ADC\_StopBurstSequencer (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq← Index)

Stops sequencer burst mode.

\_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetGlobalDataReg (LPC\_ADC\_T \*pADC, ADC\_SEQ\_IDX\_T seq ← Index)

Read a ADC sequence global data register.

\_\_STATIC\_INLINE uint32\_t Chip\_ADC\_GetDataReg (LPC\_ADC\_T \*pADC, uint8\_t index)
 Read a ADC data register.

```
    __STATIC_INLINE void Chip_ADC_SetThrLowValue (LPC_ADC_T *pADC, uint8_t thrnum, uint16_t value)

     Set Threshold low value in ADC.

    __STATIC_INLINE void Chip_ADC_SetThrHighValue (LPC_ADC_T *pADC, uint8_t thrnum, uint16_t value)

     Set Threshold high value in ADC.

    __STATIC_INLINE void Chip_ADC_SelectTH0Channels (LPC_ADC_T *pADC, uint32_t channels)

     Select threshold 0 values for comparison for selected channels.

    STATIC INLINE void Chip ADC SelectTH1Channels (LPC ADC T *pADC, uint32 t channels)

     Select threshold 1 value for comparison for selected channels.

    STATIC_INLINE void Chip_ADC_EnableInt (LPC_ADC_T *pADC, uint32_t intMask)

     Enable interrupts in ADC (sequencers A/B and overrun)

    __STATIC_INLINE void Chip_ADC_DisableInt (LPC_ADC_T *pADC, uint32_t intMask)

     Disable interrupts in ADC (sequencers A/B and overrun)
   _STATIC_INLINE void Chip_ADC_SetThresholdInt (LPC_ADC_T *pADC, uint8_t ch, ADC_INTEN_THC↔
 MP T thInt)
     Enable a threshold event interrupt in ADC.

    __STATIC_INLINE uint32_t Chip_ADC_GetFlags (LPC_ADC_T *pADC)

     Get flags register in ADC.

    __STATIC_INLINE void Chip_ADC_ClearFlags (LPC_ADC_T *pADC, uint32_t flags)

     Clear flags register in ADC.

    __STATIC_INLINE void Chip_ADC_SetTHRSELBits (LPC_ADC_T *pADC, uint32_t mask)

     Set Threshold selection bits.

    STATIC INLINE void Chip ADC ClearTHRSELBits (LPC ADC T *pADC, uint32 t mask)

     Clear Threshold selection bits.
```

# 8.2 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/chip.h File Reference

#include "lpc\_types.h"

```
#include "cmsis.h"
#include "lpc assert.h"
#include "romapi_5411x.h"
#include "syscon_5411x.h"
#include "cpuctrl_5411x.h"
#include "clock_5411x.h"
#include "pmu_5411x.h"
#include "iocon_5411x.h"
#include "pinint_5411x.h"
#include "inmux_5411x.h"
#include "crc_5411x.h"
#include "gpio_5411x.h"
#include "mrt_5411x.h"
#include "wwdt 5411x.h"
#include "sct_5411x.h"
#include "sct_pwm_5411x.h"
#include "rtc 5411x.h"
#include "timer_5411x.h"
#include "utick_5411x.h"
#include "gpiogroup_5411x.h"
#include "mailbox 5411x.h"
#include "fpu_init.h"
#include "power_lib_5411x.h"
#include "flexcomm_5411x.h"
#include "usbd_5411x.h"
#include "adc_5411x.h"
#include "dma_5411x.h"
#include "dma_service_5411x.h"
#include "dmic 5411x.h"
#include "uart_5411x.h"
#include "spi_common_5411x.h"
#include "spim_5411x.h"
#include "spis_5411x.h"
#include "i2c_common_5411x.h"
#include "i2cm_5411x.h"
#include "i2cs_5411x.h"
#include "i2s 5411x.h"
```

### **Macros**

- #define LPC FLASHMEM BASE 0x0000000UL
- #define LPC\_SRAMX\_BASE 0x04000000UL
- #define LPC\_SRAM0\_BASE 0x20000000UL
- #define LPC SRAM1 BASE 0x20010000UL
- #define LPC\_SRAM2\_BASE 0x20018000UL
- #define LPC\_ROM\_BASE 0x03000000UL
- #define LPC\_SYSCON\_BASE 0x40000000UL
- #define LPC IOCON BASE 0x40001000UL
- #define LPC GPIO GROUPINTO BASE 0x40002000UL
- #define LPC\_GPIO\_GROUPINT1\_BASE 0x40003000UL
- #define LPC\_PIN\_INT\_BASE 0x40004000UL
- #define LPC\_INMUX\_BASE 0x40005000UL
- #define LPC TIMERO\_BASE 0x40008000UL
- #define LPC TIMER1 BASE 0x40009000UL
- #define LPC\_WWDT\_BASE 0x4000C000UL

- #define LPC MRT BASE 0x4000D000UL
- #define LPC\_UTICK\_BASE 0x4000E000UL
- #define LPC PMU BASE 0x40020000UL
- #define LPC\_TIMER2\_BASE 0x40028000UL
- #define LPC\_RTC\_BASE 0x4002C000UL
- #define LPC\_FMC\_BASE 0x40034000UL
- #define LPC ASYNC SYSCON BASE 0x40040000UL
- #define LPC TIMER3 BASE 0x40048000UL
- #define LPC TIMER4 BASE 0x40049000UL
- #define LPC SPIFI BASE 0x40080000UL
- #define LPC DMA BASE 0x40082000UL
- #define LPC USB BASE 0x40084000UL
- #define LPC SCT BASE 0x40085000UL
- #define LPC\_FLEXCOMM0\_BASE 0x40086000UL
- #define LPC FLEXCOMM1 BASE 0x40087000UL
- #define LPC\_FLEXCOMM2\_BASE 0x40088000UL
- #define LPC FLEXCOMM3 BASE 0x40089000UL
- #define LPC FLEXCOMM4 BASE 0x4008A000UL
- #define LPC MBOX BASE 0x4008B000UL
- #define LPC GPIO PORT BASE 0x4008C000UL
- #define LPC DMIC BASE 0x40090000UL
- #define LPC CRC BASE 0x40095000UL
- #define LPC FLEXCOMM5 BASE 0x40096000UL
- #define LPC FLEXCOMM6 BASE 0x40097000UL
- #define LPC FLEXCOMM7 BASE 0x40098000UL
- #define LPC ISPAP BASE 0x4009C000UL
- #define LPC\_ADC\_BASE 0x400A0000UL
- #define LPC\_GPIO ((LPC\_GPIO\_T \*) LPC\_GPIO\_PORT\_BASE)
- #define LPC\_DMA ((LPC\_DMA\_T \*) LPC\_DMA\_BASE)
- #define LPC\_CRC ((LPC\_CRC\_T \*) LPC\_CRC\_BASE)
- #define LPC\_SCT ((LPC\_SCT\_T \*) LPC\_SCT\_BASE)
- #define LPC\_MBOX ((LPC\_MBOX\_T \*) LPC\_MBOX\_BASE)
- #define LPC\_ADC ((LPC\_ADC\_T \*) LPC\_ADC\_BASE)
- #define LPC PMU ((LPC PMU T\*) LPC PMU BASE)
- #define LPC\_DMIC ((LPC\_DMIC\_T \*) LPC\_DMIC\_BASE)
- #define LPC\_USB ((LPC\_USB\_T \*) LPC\_USB\_BASE)
- #define LPC SYSCON ((LPC SYSCON T\*) LPC SYSCON BASE)
- #define LPC\_TIMER2 ((LPC\_TIMER\_T \*) LPC\_TIMER2\_BASE)
- #define LPC TIMER3 ((LPC TIMER T\*) LPC TIMER3 BASE)
- #define LPC\_TIMER4 ((LPC\_TIMER\_T \*) LPC\_TIMER4\_BASE)
- #define LPC GINT ((LPC GPIOGROUPINT T\*) LPC GPIO GROUPINT0 BASE)
- #define LPC\_PININT ((LPC\_PIN\_INT\_T \*) LPC\_PIN\_INT\_BASE)
- #define LPC\_IOCON ((LPC\_IOCON\_T \*) LPC\_IOCON\_BASE)
- #define LPC\_UTICK ((LPC\_UTICK\_T \*) LPC\_UTICK\_BASE)
- #define LPC\_WWDT ((LPC\_WWDT\_T \*) LPC\_WWDT\_BASE)
- #define LPC RTC ((LPC RTC T\*) LPC RTC BASE)
- #define LPC\_ASYNC\_SYSCON ((LPC\_ASYNC\_SYSCON\_T \*) LPC\_ASYNC\_SYSCON\_BASE)
- #define LPC\_TIMER0 ((LPC\_TIMER\_T \*) LPC\_TIMER0\_BASE)
- #define LPC TIMER1 ((LPC TIMER T \*) LPC TIMER1 BASE)
- #define LPC\_INMUX ((LPC\_INMUX\_T \*) LPC\_INMUX\_BASE)
- #define LPC\_MRT ((LPC\_MRT\_T \*) LPC\_MRT\_BASE)

### **Functions**

void SystemCoreClockUpdate (void)

Update system core and ASYNC syscon clock rate, should be called if the system has a clock rate change.

void Chip SystemInit (void)

Set up and initialize hardware prior to call to main()

void Chip\_SetupIrcClocking (uint32\_t iFreq)

Clock and PLL initialization based on the internal oscillator.

void Chip SetupExtInClocking (uint32 t iFreq)

Clock and PLL initialization based on the external clock input.

void Chip\_SetupFROClocking (uint32\_t iFreq)

Initialize the Core clock to given frequency (12, 48 or 96 MHz)

void Chip\_USB\_Init (void)

Initialize the USB bus.

STATIC INLINE void Chip USB TrimOff (int enable)

Turn of FRO clock trimming based on USB SOF.

#### **Variables**

• uint32\_t SystemCoreClock

Current system clock rate, mainly used for peripherals in SYSCON.

const uint32\_t ExtClockIn

Clock rate on the CLKIN pin This value is defined externally to the chip layer and contains the value in Hz for the CLKIN pin for the board. If this pin isn't used, this rate can be 0.

# 8.3 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/clock\_5411x.h File Reference

```
#include "pll_5411x.h"
```

### **Macros**

- #define SYSCON\_FRO12MHZ\_FREQ (12000000)
- #define SYSCON\_FRO48MHZ\_FREQ (48000000)
- #define SYSCON\_FRO96MHZ\_FREQ (96000000)
- #define SYSCON\_WDTOSC\_FREQ (500000)
- #define SYSCON\_RTC\_FREQ (32768)
- #define Chip\_Clock\_GetIntOscRate() SYSCON\_FRO12MHZ\_FREQ

#### **Enumerations**

```
    enum WDT_OSC_FREQ_T {
    WDT_FREQ_RESERVED, WDT_FREQ_400000, WDT_FREQ_600000, WDT_FREQ_750000,
    WDT_FREQ_900000, WDT_FREQ_1000000, WDT_FREQ_1200000, WDT_FREQ_1300000,
    WDT_FREQ_1400000, WDT_FREQ_1500000, WDT_FREQ_1600000, WDT_FREQ_1700000,
    WDT_FREQ_1800000, WDT_FREQ_1900000, WDT_FREQ_2000000, WDT_FREQ_2050000,
    WDT_FREQ_2100000, WDT_FREQ_2200000, WDT_FREQ_2250000, WDT_FREQ_2300000,
    WDT_FREQ_2400000, WDT_FREQ_2450000, WDT_FREQ_2500000, WDT_FREQ_26000000,
    WDT_FREQ_2650000, WDT_FREQ_2700000, WDT_FREQ_2800000, WDT_FREQ_28500000,
    WDT_FREQ_2900000, WDT_FREQ_2950000, WDT_FREQ_3000000, WDT_FREQ_30500000 }
```

WDT Osc frequency value table.

enum CHIP\_SYSCON\_MAIN\_A\_CLKSRC\_T { SYSCON\_MAIN\_A\_CLKSRC\_FRO12MHZ = 0, SYSCON ←
 \_MAIN\_A\_CLKSRCA\_CLKIN, SYSCON\_MAIN\_A\_CLKSRCA\_WDTOSC, SYSCON\_MAIN\_A\_CLKSRCA ←
 \_FROHF }

 enum CHIP\_SYSCON\_USBCLKSRC\_T { SYSCON\_USBCLKSRC\_FROHF, SYSCON\_USBCLKSRC\_PLL, SYSCON\_USBCLKSRC\_DISABLED = 7 }

USB Clock source.

enum CHIP\_SYSCON\_MCLKSRC\_T { SYSCON\_MCLKSRC\_FROHF, SYSCON\_MCLKSRC\_PLL, SYSC
 ON\_MCLKSRC\_MCLKIN, SYSCON\_MCLKSRC\_DISABLED = 7 }

MCLK Clock sources.

- enum CHIP\_SYSCON\_MAIN\_B\_CLKSRC\_T { SYSCON\_MAIN\_B\_CLKSRC\_MAINCLKSELA = 0, SYSC
   ON MAIN B CLKSRC PLL = 2, SYSCON MAIN B CLKSRC RTC }
- enum CHIP SYSCON CLKOUTSRC T {
  - SYSCON\_CLKOUTSRC\_MAINCLK = 0, SYSCON\_CLKOUTSRC\_CLKIN, SYSCON\_CLKOUTSRC\_WD↔ TOSC, SYSCON\_CLKOUTSRC\_FROHF,
  - ${\tt SYSCON\_CLKOUTSRC\_PLL, SYSCON\_CLKOUTSRC\_FRO12MHZ, SYSCON\_CLKOUTSRC\_RTC, SYSCON\_CLKOUTSRC\_DISABLED}\\$
- enum CHIP SYSCON CLOCK T {
  - SYSCON\_CLOCK\_ROM = 1, SYSCON\_CLOCK\_SRAM1 = 3, SYSCON\_CLOCK\_SRAM2, SYSCON\_CLOCK\_SRAM2, SYSCON\_CLOCK\_SRAM3,
- SYSCON\_CLOCK\_FLASH = 7, SYSCON\_CLOCK\_FMC, SYSCON\_CLOCK\_SPIFI = 10, SYSCON\_CLO←CK\_INPUTMUX.
- SYSCON\_CLOCK\_IOCON = 13, SYSCON\_CLOCK\_GPIO0, SYSCON\_CLOCK\_GPIO1, SYSCON\_CLO←CK\_PINT = 18.
- SYSCON\_CLOCK\_GINT, SYSCON\_CLOCK\_DMA, SYSCON\_CLOCK\_CRC, SYSCON\_CLOCK\_WWDT, SYSCON\_CLOCK\_RTC, SYSCON\_CLOCK\_MAILBOX = 26, SYSCON\_CLOCK\_ADC0, SYSCON\_CLOC
- SYSCON\_CLOCK\_SCT0 = 32 + 2, SYSCON\_CLOCK\_UTICK = 32 + 10, SYSCON\_CLOCK\_FLEXCOMM0, SYSCON\_CLOCK\_FLEXCOMM1,
- SYSCON\_CLOCK\_FLEXCOMM2, SYSCON\_CLOCK\_FLEXCOMM3, SYSCON\_CLOCK\_FLEXCOMM4, SYSCON CLOCK FLEXCOMM5,
- SYSCON\_CLOCK\_FLEXCOMM6, SYSCON\_CLOCK\_FLEXCOMM7, SYSCON\_CLOCK\_DMIC, SYSCO↔ N CLOCK TIMER2 = 32 + 22,
- $SYSCON\_CLOCK\_USB = 32 + 25, SYSCON\_CLOCK\_TIMER0, SYSCON\_CLOCK\_TIMER1, SYSCON\_ \\ \leftarrow CLOCK\_TIMER3 = 128 + 13,$

SYSCON\_CLOCK\_TIMER4 }

- enum CHIP\_SYSCON\_FLEXCOMMCLKSELSRC\_T {
   SYSCON\_FLEXCOMMCLKSELSRC\_FRO12MHZ = 0, SYSCON\_FLEXCOMMCLKSELSRC\_FROHF, SY
   SCON\_FLEXCOMMCLKSELSRC\_PLL, SYSCON\_FLEXCOMMCLKSELSRC\_MCLK,
   SYSCON\_FLEXCOMMCLKSELSRC\_FRG, SYSCON\_FLEXCOMMCLKSELSRC\_NONE = 7 }
- enum CHIP\_SYSCON\_ADCCLKSELSRC\_T { SYSCON\_ADCCLKSELSRC\_MAINCLK = 0, SYSCON\_AD ← CCLKSELSRC SYSPLLOUT, SYSCON ADCCLKSELSRC FROHF }
- enum CHIP\_ASYNC\_SYSCON\_SRC\_T { SYSCON\_ASYNC\_MAINCLK = 0, SYSCON\_ASYNC\_FRO12M←
   HZ }
- enum CHIP\_SYSCON\_MAINCLKSRC\_T {
   SYSCON\_MAINCLKSRC\_FRO12MHZ = 0, SYSCON\_MAINCLKSRC\_CLKIN, SYSCON\_MAINCLKSRC\_←
   WDTOSC, SYSCON\_MAINCLKSRC\_FROHF,
- SYSCON\_MAINCLKSRC\_PLLOUT = 6, SYSCON\_MAINCLKSRC\_RTC }
   enum CHIP\_SYSCON\_FRGCLKSRC\_T {
   SYSCON\_FRGCLKSRC\_MAINCLK, SYSCON\_FRGCLKSRC\_PLL, SYSCON\_FRGCLKSRC\_FRO12MH

  Z, SYSCON\_FRGCLKSRC\_FROHF,
   SYSCON\_FRGCLKSRC\_NONE = 7 }

Fractional Divider clock sources.

### **Functions**

\_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetExtClockInRate (void)

```
Returns the external clock input rate.

    __STATIC_INLINE uint32_t Chip_Clock_GetRTCOscRate (void)

     Returns the RTC clock rate.

    STATIC INLINE void Chip Clock SetWDTOSCRate (WDT OSC FREQ T freq, uint32 t div)

     Set the WDT Oscillator frequency and divider.

    uint32_t Chip_Clock_GetWDTOSCRate (void)

     Return estimated watchdog oscillator rate.

    STATIC INLINE uint32 t Chip Clock GetFROHFRate (void)

     Gets the HF-FRO Frequency rate.

    __STATIC_INLINE void Chip_Clock_SetMain_A_ClockSource (CHIP_SYSCON_MAIN_A_CLKSRC_T src)

     Set main A system clock source.

    STATIC INLINE void Chip Clock SetUSBClockSource (CHIP SYSCON USBCLKSRC T src, uint32 ←

 t div)
     Set USB clock source.

    STATIC INLINE CHIP SYSCON USBCLKSRC T Chip Clock GetUSBClockSource (void)

     Gets the clock source used by USB.

    STATIC INLINE uint32 t Chip Clock GetUSBClockDiv (void)

     Gets the clock divider used by USB.
    STATIC INLINE void Chip Clock SetMCLKClockSource (CHIP SYSCON MCLKSRC T src, uint32 ←
 t div)
     Set the MCLK clock source.

    __STATIC_INLINE uint32_t Chip_Clock_GetMCLKDiv (void)

     Get MCLK clock div.

    STATIC INLINE CHIP SYSCON MCLKSRC T Chip Clock GetMCLKSource (void)

     Get MCLK clock source.

    __STATIC_INLINE void Chip_Clock_SetMCLKDirInput (void)

     Set MCLK pin direction to INPUT.

    __STATIC_INLINE void Chip_Clock_SetMCLKDirOutput (void)

     Set MCLK pin direction to OUTPUT.

    __STATIC_INLINE void Chip_Clock_SetMCLKDir (int dir)

     Set MCLK pin direction to INPUT or OUTPUT.

    STATIC INLINE int Chip Clock GetMCLKDir (void)

    __STATIC_INLINE CHIP_SYSCON_MAIN_A_CLKSRC_T Chip_Clock_GetMain_A_ClockSource (void)

     Returns the main A clock source.

    uint32 t Chip Clock GetMain A ClockRate (void)

     Return main A clock rate.

    __STATIC_INLINE void Chip_Clock_SetMain_B_ClockSource (CHIP_SYSCON_MAIN_B_CLKSRC_T src)

     Set main B system clock source.

    STATIC INLINE CHIP SYSCON MAIN B CLKSRC T Chip Clock GetMain B ClockSource (void)

     Returns the main B clock source.

    uint32_t Chip_Clock_GetMain_B_ClockRate (void)

     Return main B clock rate.

    __STATIC_INLINE void Chip_Clock_SetCLKOUTSource (CHIP_SYSCON_CLKOUTSRC_T src, uint32_←

 t div)
     Set CLKOUT clock source and divider.

    STATIC INLINE CHIP SYSCON CLKOUTSRC T Chip Clock GetCLKOUTSource (void)

     Get CLKOUT clock source.

    __STATIC_INLINE uint32_t Chip_Clock_GetCLKOUTDiv (void)
```

void Chip Clock EnablePeriphClock (CHIP SYSCON CLOCK T clk)

Get CLKOUT clock divider.

Enable a system or peripheral clock.

 void Chip\_Clock\_DisablePeriphClock (CHIP\_SYSCON\_CLOCK\_T clk) Disable a system or peripheral clock. STATIC INLINE void Chip Clock SetSysTickClockDiv (uint32 t div) Set system tick clock divider (external CLKIN as SYSTICK reference only) \_\_STATIC\_INLINE uint32\_t Chip\_Clock\_GetSysTickClockDiv (void) Returns system tick clock divider. uint32 t Chip Clock GetSysTickClockRate (void) Returns the system tick rate as used with the system tick divider. \_\_STATIC\_INLINE void Chip\_Clock\_SetSysClockDiv (uint32\_t div) Set system clock divider. STATIC INLINE uint32 t Chip Clock GetSysClockDiv (void) Get system clock divider. STATIC INLINE void Chip Clock SetADCClockDiv (uint32 t div) Set system tick clock divider. STATIC INLINE uint32 t Chip Clock GetADCClockDiv (void) Returns ADC clock divider. \_\_STATIC\_INLINE void Chip\_Clock\_SetFLEXCOMMClockSource (uint32\_t idx, CHIP\_SYSCON\_FLEXC← OMMCLKSELSRC T src) Set the FLEXCOMM clock source. \_\_STATIC\_INLINE CHIP\_SYSCON\_FLEXCOMMCLKSELSRC\_T Chip\_Clock\_GetFLEXCOMMClock Source (uint32 t idx) Returns the FLEXCOMM clock source. uint32 t Chip Clock GetFLEXCOMMClockRate (uint32 t id) Return FlexCOMM clock rate. \_\_STATIC\_INLINE void Chip\_Clock\_SetADCClockSource (CHIP\_SYSCON\_ADCCLKSELSRC\_T src) Set the ADC clock source. STATIC INLINE CHIP SYSCON ADCCLKSELSRC T Chip Clock GetADCClockSource (void) Returns the ADC clock source. uint32\_t Chip\_Clock\_GetADCClockRate (void) Return ADC clock rate. \_\_STATIC\_INLINE void Chip\_Clock\_EnableRTCOsc (void) Enable the RTC 32KHz output. \_\_STATIC\_INLINE void Chip\_Clock\_DisableRTCOsc (void) Disable the RTC 32KHz output. STATIC INLINE bool Chip Clock GetRTCOsc (void) \_\_STATIC\_INLINE void Chip\_Clock\_SetAsyncSysconClockSource (CHIP\_ASYNC\_SYSCON\_SRC\_T src) Set asynchronous APB clock source. \_\_STATIC\_INLINE CHIP\_ASYNC\_SYSCON\_SRC\_T Chip\_Clock\_GetAsyncSysconClockSource (void) Get asynchronous APB clock source. uint32\_t Chip\_Clock\_GetAsyncSyscon\_ClockRate (void) Return asynchronous APB clock rate. STATIC INLINE void Chip Clock SetMainClockSource (CHIP SYSCON MAINCLKSRC T src) Set main system clock source. CHIP\_SYSCON\_MAINCLKSRC\_T Chip\_Clock\_GetMainClockSource (void) Get main system clock source. uint32 t Chip Clock GetMainClockRate (void) Return main clock rate. uint32 t Chip Clock GetSystemClockRate (void) Return system clock rate.

uint32\_t Chip\_Clock\_GetFRGInClockRate (void)
 Get the input clock frequency of FRG.

- \_\_STATIC\_INLINE void Chip\_Clock\_SetFRGClockSource (CHIP\_SYSCON\_FRGCLKSRC\_T src)
   Set clock source used by FRG.
- \_\_STATIC\_INLINE CHIP\_SYSCON\_FRGCLKSRC\_T Chip\_Clock\_GetFRGClockSource (void)

Get clock source used by FRG.

uint32\_t Chip\_Clock\_GetFRGClockRate (void)

Get Fraction Rate Generator (FRG) clock rate.

uint32\_t Chip\_Clock\_SetFRGClockRate (uint32\_t rate)

Set FRG rate to given rate.

# 8.4 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/cmsis.h File Reference

```
#include "lpc_types.h"
```

# 8.5 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/cmsis\_5411x.h File Reference

#### **Macros**

- #define \_\_CM4\_REV 0x0001
- #define \_\_MPU\_PRESENT 1
- #define \_\_NVIC\_PRIO\_BITS 3
- #define Vendor SysTickConfig 0
- #define \_\_FPU\_PRESENT 1
- #define TIMER0\_IRQn CT32B0\_IRQn

interrupt Alias

- #define TIMER1 IRQn CT32B1 IRQn
- #define TIMER2 IRQn CT32B2 IRQn
- #define TIMER3 IRQn CT32B3 IRQn
- #define TIMER4 IRQn CT32B4 IRQn
- #define SCT\_IRQn SCT0\_IRQn
- #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn
- #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn
- #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn
- #define TIMER0\_IRQHandler CT32B0\_IRQHandler

Interrupt handler Alias.

- #define TIMER1 IRQHandler CT32B1 IRQHandler
- #define TIMER2\_IRQHandler CT32B2\_IRQHandler
- #define TIMER3\_IRQHandler CT32B3\_IRQHandler
- #define TIMER4\_IRQHandler CT32B4\_IRQHandler
- #define SCT\_IRQHandler SCT0\_IRQHandler
- #define ADC0\_SEQA\_IRQHandler ADC\_SEQA\_IRQHandler
- #define ADC0\_SEQB\_IRQHandler ADC\_SEQB\_IRQHandler
- #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

#### **Enumerations**

```
    enum LPC5411X_IRQn_Type {
        Reset_IRQn = -15, NonMaskableInt_IRQn = -14, HardFault_IRQn = -13, MemoryManagement_IRQn = -12,
        BusFault_IRQn = -11, UsageFault_IRQn = -10, SVCall_IRQn = -5, DebugMonitor_IRQn = -4,
        PendSV_IRQn = -2, SysTick_IRQn = -1, WDTBOD_IRQn, DMA_IRQn,
        GINT0_IRQn, GINT1_IRQn, PIN_INT0_IRQn, PIN_INT1_IRQn,
        PIN_INT2_IRQn, PIN_INT3_IRQn, UTICK_IRQn, MRT_IRQn,
        CT32B0_IRQn, CT32B1_IRQn, SCT0_IRQn, CT32B3_IRQn,
        FLEXCOMM0_IRQn, FLEXCOMM1_IRQn, FLEXCOMM2_IRQn, FLEXCOMM3_IRQn,
        FLEXCOMM4_IRQn, FLEXCOMM5_IRQn, FLEXCOMM6_IRQn, FLEXCOMM7_IRQn,
        ADC_SEQA_IRQn, ADC_SEQB_IRQn, ADC_THCMP_IRQn, DMIC_IRQn,
        HWVAD_IRQn, USBACT_IRQn, USB_IRQn, RTC_IRQn,
        Reserved_IRQn, MAILBOX_IRQn, PIN_INT4_IRQn, PIN_INT5_IRQn,
        PIN_INT6_IRQn, PIN_INT7_IRQn, CT32B2_IRQn, CT32B4_IRQn,
        Reserved1_IRQn, SPIFI_IRQn }
```

# 8.6 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/cmsis 5411x m0.h File Reference

```
#include "lpc_types.h"
```

#### **Macros**

- #define \_\_CM0PLUS\_REV 0x0001
- #define \_\_MPU\_PRESENT 0
- #define \_\_NVIC\_PRIO\_BITS 2
- #define \_\_\_Vendor\_SysTickConfig 0
- #define VTOR PRESENT 1
- #define TIMER0\_IRQn CT32B0\_IRQn

#### interrupt Alias

- #define TIMER1\_IRQn CT32B1\_IRQn
- #define TIMER2 IRQn CT32B2 IRQn
- #define TIMER3 IRQn CT32B3 IRQn
- #define TIMER4\_IRQn CT32B4\_IRQn
- #define SCT\_IRQn SCT0\_IRQn
- #define ADC0\_SEQA\_IRQn ADC\_SEQA\_IRQn
- #define ADC0\_SEQB\_IRQn ADC\_SEQB\_IRQn
- #define ADC0\_THCMP\_IRQn ADC\_THCMP\_IRQn
- #define TIMER0\_IRQHandler CT32B0\_IRQHandler

### Interrupt handler Alias.

- #define TIMER1 IRQHandler CT32B1 IRQHandler
- #define TIMER2 IRQHandler CT32B2 IRQHandler
- #define TIMER3\_IRQHandler CT32B3\_IRQHandler
- #define TIMER4 IRQHandler CT32B4 IRQHandler
- #define SCT IRQHandler SCT0 IRQHandler
- #define ADC0\_SEQA\_IRQHandler ADC\_SEQA\_IRQHandler
- #define ADC0\_SEQB\_IRQHandler ADC\_SEQB\_IRQHandler
- #define ADC0\_THCMP\_IRQHandler ADC\_THCMP\_IRQHandler

#### **Enumerations**

```
    enum LPC5411X_M0_IRQn_Type {
        Reset_IRQn = -15, NonMaskableInt_IRQn = -14, HardFault_IRQn = -13, SVCall_IRQn = -5,
        PendSV_IRQn = -2, SysTick_IRQn = -1, WDTBOD_IRQn, DMA_IRQn,
        GINT0_IRQn, GINT1_IRQn, PIN_INT0_IRQn, PIN_INT1_IRQn,
        PIN_INT2_IRQn, PIN_INT3_IRQn, UTICK_IRQn, MRT_IRQn,
        CT32B0_IRQn, CT32B1_IRQn, SCT0_IRQn, CT32B3_IRQn,
        FLEXCOMM0_IRQn, FLEXCOMM1_IRQn, FLEXCOMM2_IRQn, FLEXCOMM3_IRQn,
        FLEXCOMM4_IRQn, FLEXCOMM5_IRQn, FLEXCOMM6_IRQn, FLEXCOMM7_IRQn,
        ADC_SEQA_IRQn, ADC_SEQB_IRQn, ADC_THCMP_IRQn, DMIC_IRQn,
        HWVAD, USBACT_IRQn, USB_IRQn, RTC_IRQn,
        Reserved_IRQn, MAILBOX_IRQn }
```

# 8.7 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm0plus.h File Reference

# 8.7.1 Detailed Description

CMSIS Cortex-M0+ Core Peripheral Access Layer Header File.

Version

V3.20

Date

25. February 2013

Note

```
#include <stdint.h>
#include <core_cmInstr.h>
#include <core_cmFunc.h>
```

### **Data Structures**

union APSR\_Type

Union type to access the Application Program Status Register (APSR).

union IPSR\_Type

Union type to access the Interrupt Program Status Register (IPSR).

union xPSR\_Type

Union type to access the Special-Purpose Program Status Registers (xPSR).

union CONTROL\_Type

Union type to access the Control Registers (CONTROL).

struct NVIC\_Type

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

struct SCB\_Type

Structure type to access the System Control Block (SCB).

struct SysTick\_Type

Structure type to access the System Timer (SysTick).

### **Macros**

- #define CORE CM0PLUS H GENERIC
- #define SCB\_CPUID\_IMPLEMENTER\_Pos 24
- #define SCB\_CPUID\_IMPLEMENTER\_Msk (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)</li>
- #define SCB CPUID VARIANT Pos 20
- #define SCB CPUID VARIANT Msk (0xFUL << SCB CPUID VARIANT Pos)</li>
- #define SCB CPUID ARCHITECTURE Pos 16
- #define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)</li>
- #define SCB\_CPUID\_PARTNO\_Pos 4
- #define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)</li>
- #define SCB CPUID REVISION Pos 0
- #define SCB CPUID REVISION Msk (0xFUL << SCB CPUID REVISION Pos)</li>
- #define SCB ICSR NMIPENDSET Pos 31
- #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)</li>
- #define SCB\_ICSR\_PENDSVSET\_Pos 28
- #define SCB ICSR PENDSVSET Msk (1UL << SCB ICSR PENDSVSET Pos)</li>
- #define SCB\_ICSR\_PENDSVCLR\_Pos 27
- #define SCB ICSR PENDSVCLR Msk (1UL << SCB ICSR PENDSVCLR Pos)</li>
- #define SCB\_ICSR\_PENDSTSET\_Pos 26
- #define SCB\_ICSR\_PENDSTSET\_Msk (1UL << SCB\_ICSR\_PENDSTSET\_Pos)
- #define SCB ICSR PENDSTCLR Pos 25
- #define SCB ICSR PENDSTCLR Msk (1UL << SCB ICSR PENDSTCLR Pos)</li>
- #define SCB ICSR ISRPREEMPT Pos 23
- #define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)</li>
- #define SCB ICSR ISRPENDING Pos 22
- #define SCB\_ICSR\_ISRPENDING\_Msk (1UL << SCB\_ICSR\_ISRPENDING\_Pos)</li>
- #define SCB ICSR VECTPENDING Pos 12
- #define SCB ICSR VECTPENDING Msk (0x1FFUL << SCB ICSR VECTPENDING Pos)</li>
- #define SCB\_ICSR\_VECTACTIVE\_Pos 0
- #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEY\_Pos 16
- #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)</li>
- #define SCB AIRCR VECTKEYSTAT Pos 16
- #define SCB\_AIRCR\_VECTKEYSTAT\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)
- #define SCB AIRCR ENDIANESS Pos 15
- #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)</li>
- #define SCB AIRCR SYSRESETREQ Pos 2
- #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)</li>
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</li>
- #define SCB\_SCR\_SEVONPEND\_Pos 4
- #define SCB\_SCR\_SEVONPEND\_Msk (1UL << SCB\_SCR\_SEVONPEND\_Pos)</li>
- #define SCB\_SCR\_SLEEPDEEP\_Pos 2
- #define SCB\_SCR\_SLEEPDEEP\_Msk (1UL << SCB\_SCR\_SLEEPDEEP\_Pos)
- #define SCB SCR SLEEPONEXIT Pos 1
- #define SCB SCR SLEEPONEXIT Msk (1UL << SCB SCR SLEEPONEXIT Pos)</li>
- #define SCB CCR STKALIGN Pos 9
- #define SCB\_CCR\_STKALIGN\_Msk (1UL << SCB\_CCR\_STKALIGN\_Pos)</li>
- #define SCB\_CCR\_UNALIGN\_TRP\_Pos 3
- #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15
- #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)
- #define SysTick\_CTRL\_COUNTFLAG\_Pos 16
- #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)</li>

```
    #define SysTick CTRL CLKSOURCE Pos 2

    #define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)</li>

    #define SysTick_CTRL_TICKINT_Pos 1

    #define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)</li>

    • #define SysTick CTRL ENABLE Pos 0

    #define SysTick CTRL ENABLE Msk (1UL << SysTick CTRL ENABLE Pos)</li>

    #define SysTick LOAD RELOAD Pos 0

    #define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)</li>

   • #define SysTick_VAL_CURRENT_Pos 0

    #define SysTick VAL CURRENT Msk (0xFFFFFFUL << SysTick VAL CURRENT Pos)</li>

    #define SysTick_CALIB_NOREF_Pos 31

    #define SysTick CALIB NOREF Msk (1UL << SysTick CALIB NOREF Pos)</li>

    #define SysTick_CALIB_SKEW_Pos 30

    #define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)</li>

    #define SysTick_CALIB_TENMS_Pos 0

    #define SysTick CALIB TENMS Msk (0xFFFFFFUL << SysTick VAL CURRENT Pos)</li>

    #define SCS BASE (0xE000E000UL)

    #define SysTick_BASE (SCS_BASE + 0x0010UL)

    #define NVIC BASE (SCS BASE + 0x0100UL)

    #define SCB_BASE (SCS_BASE + 0x0D00UL)

    #define SCB ((SCB_Type *) SCB_BASE)

    #define SysTick ((SysTick_Type *) SysTick_BASE)

    #define NVIC ((NVIC_Type *) NVIC_BASE )

    #define BIT SHIFT(IRQn) ( (((uint32 t)(IRQn) ) & 0x03) * 8 )

    #define _SHP_IDX(IRQn) ( ((((uint32_t)(IRQn) & 0x0F)-8) >> 2) )

    #define _IP_IDX(IRQn) ( ((uint32_t)(IRQn) >> 2) )

   • #define CM0PLUS CMSIS VERSION MAIN (0x03)

    #define __CM0PLUS_CMSIS_VERSION_SUB (0x20)

    #define CM0PLUS CMSIS VERSION

    #define ___CORTEX_M (0x00)

    • #define FPU USED 0

    #define __CORE_CM0PLUS_H_DEPENDANT

    • #define | volatile const
    • #define O volatile

    #define __IO volatile

Functions

    __STATIC_INLINE void NVIC_EnableIRQ (IRQn_Type IRQn)

         Enable External Interrupt.

    __STATIC_INLINE void NVIC_DisableIRQ (IRQn_Type IRQn)

         Disable External Interrupt.

    STATIC INLINE uint32 t NVIC GetPendingIRQ (IRQn Type IRQn)

         Get Pending Interrupt.

    __STATIC_INLINE void NVIC_SetPendingIRQ (IRQn_Type IRQn)

         Set Pending Interrupt.

    STATIC INLINE void NVIC ClearPendingIRQ (IRQn Type IRQn)

         Clear Pending Interrupt.

    STATIC INLINE void NVIC SetPriority (IRQn Type IRQn, uint32 t priority)

         Set Interrupt Priority.

    STATIC INLINE uint32 t NVIC GetPriority (IRQn Type IRQn)
```

Get Interrupt Priority.

```
• __STATIC_INLINE void NVIC_SystemReset (void)
         System Reset.
    • __STATIC_INLINE uint32_t SysTick_Config (uint32_t ticks)
         System Tick Configuration.
8.7.2 Macro Definition Documentation
8.7.2.1 #define __CM0PLUS_CMSIS_VERSION
Value:
((__CMOPLUS_CMSIS_VERSION_MAIN << 16) | \
                                          CMOPLUS_CMSIS_VERSION_SUB)
CMSIS HAL version number
Definition at line 73 of file core_cm0plus.h.
8.7.2.2 #define __CM0PLUS_CMSIS_VERSION_MAIN (0x03)
+[31:16] CMSIS HAL main version
Definition at line 71 of file core_cm0plus.h.
8.7.2.3 #define __CM0PLUS_CMSIS_VERSION_SUB (0x20)
[15:0] CMSIS HAL sub version
Definition at line 72 of file core_cm0plus.h.
8.7.2.4 #define __CORE_CM0PLUS_H_DEPENDANT
Definition at line 135 of file core_cm0plus.h.
8.7.2.5 #define __CORE_CM0PLUS_H_GENERIC
Definition at line 47 of file core_cm0plus.h.
8.7.2.6 #define __CORTEX_M (0x00)
Cortex-M Core
Definition at line 76 of file core_cm0plus.h.
8.7.2.7 #define __FPU_USED 0
__FPU_USED indicates whether an FPU is used or not. This core does not support an FPU at all
Definition at line 103 of file core_cm0plus.h.
8.7.2.8 #define __I volatile const
Defines 'read only' permissions
Definition at line 176 of file core_cm0plus.h.
```

```
8.7.2.9 #define __IO volatile
```

Defines 'read / write' permissions

Definition at line 179 of file core\_cm0plus.h.

```
8.7.2.10 #define __O volatile
```

Defines 'write only' permissions

Definition at line 178 of file core\_cm0plus.h.

# 8.8 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cm4.h File Reference

### 8.8.1 Detailed Description

CMSIS Cortex-M4 Core Peripheral Access Layer Header File.

Version

V3.20

Date

25. February 2013

Note

```
#include <stdint.h>
#include <core_cmInstr.h>
#include <core_cmFunc.h>
#include <core_cm4_simd.h>
```

### **Data Structures**

union APSR\_Type

Union type to access the Application Program Status Register (APSR).

union IPSR\_Type

Union type to access the Interrupt Program Status Register (IPSR).

union xPSR\_Type

Union type to access the Special-Purpose Program Status Registers (xPSR).

union CONTROL\_Type

Union type to access the Control Registers (CONTROL).

struct NVIC Type

Structure type to access the Nested Vectored Interrupt Controller (NVIC).

• struct SCB\_Type

Structure type to access the System Control Block (SCB).

struct SCnSCB\_Type

Structure type to access the System Control and ID Register not in the SCB.

struct SysTick\_Type

Structure type to access the System Timer (SysTick).

struct ITM\_Type

Structure type to access the Instrumentation Trace Macrocell Register (ITM).

struct DWT Type

Structure type to access the Data Watchpoint and Trace Register (DWT).

struct TPI\_Type

Structure type to access the Trace Port Interface Register (TPI).

struct CoreDebug\_Type

Structure type to access the Core Debug Register (CoreDebug).

#### **Macros**

- #define \_\_CORE\_CM4\_H\_GENERIC
- #define NVIC STIR INTID Pos 0
- #define NVIC STIR INTID Msk (0x1FFUL << NVIC STIR INTID Pos)</li>
- #define SCB CPUID IMPLEMENTER Pos 24
- #define SCB\_CPUID\_IMPLEMENTER\_Msk (0xFFUL << SCB\_CPUID\_IMPLEMENTER\_Pos)</li>
- #define SCB CPUID VARIANT Pos 20
- #define SCB CPUID VARIANT Msk (0xFUL << SCB CPUID VARIANT Pos)</li>
- #define SCB CPUID ARCHITECTURE Pos 16
- #define SCB\_CPUID\_ARCHITECTURE\_Msk (0xFUL << SCB\_CPUID\_ARCHITECTURE\_Pos)</li>
- #define SCB CPUID PARTNO Pos 4
- #define SCB\_CPUID\_PARTNO\_Msk (0xFFFUL << SCB\_CPUID\_PARTNO\_Pos)</li>
- #define SCB CPUID REVISION Pos 0
- #define SCB CPUID REVISION Msk (0xFUL << SCB CPUID REVISION Pos)
- #define SCB\_ICSR\_NMIPENDSET\_Pos 31
- #define SCB\_ICSR\_NMIPENDSET\_Msk (1UL << SCB\_ICSR\_NMIPENDSET\_Pos)
- #define SCB\_ICSR\_PENDSVSET\_Pos 28
- #define SCB\_ICSR\_PENDSVSET\_Msk (1UL << SCB\_ICSR\_PENDSVSET\_Pos)
- #define SCB ICSR PENDSVCLR Pos 27
- #define SCB\_ICSR\_PENDSVCLR\_Msk (1UL << SCB\_ICSR\_PENDSVCLR\_Pos)
- #define SCB\_ICSR\_PENDSTSET\_Pos 26
- #define SCB ICSR PENDSTSET Msk (1UL << SCB ICSR PENDSTSET Pos)</li>
- #define SCB ICSR PENDSTCLR Pos 25
- #define SCB ICSR PENDSTCLR Msk (1UL << SCB ICSR PENDSTCLR Pos)</li>
- #define SCB ICSR ISRPREEMPT Pos 23
- #define SCB\_ICSR\_ISRPREEMPT\_Msk (1UL << SCB\_ICSR\_ISRPREEMPT\_Pos)</li>
- #define SCB ICSR ISRPENDING Pos 22
- #define SCB ICSR ISRPENDING Msk (1UL << SCB ICSR ISRPENDING Pos)</li>
- #define SCB\_ICSR\_VECTPENDING\_Pos 12
- #define SCB ICSR VECTPENDING Msk (0x1FFUL << SCB ICSR VECTPENDING Pos)</li>
- #define SCB ICSR RETTOBASE Pos 11
- #define SCB\_ICSR\_RETTOBASE\_Msk (1UL << SCB\_ICSR\_RETTOBASE\_Pos)</li>
- #define SCB\_ICSR\_VECTACTIVE\_Pos 0
- #define SCB\_ICSR\_VECTACTIVE\_Msk (0x1FFUL << SCB\_ICSR\_VECTACTIVE\_Pos)</li>
- #define SCB\_VTOR\_TBLOFF\_Pos 7
- #define SCB\_VTOR\_TBLOFF\_Msk (0x1FFFFFFUL << SCB\_VTOR\_TBLOFF\_Pos)</li>
- #define SCB\_AIRCR\_VECTKEY\_Pos 16
- #define SCB\_AIRCR\_VECTKEY\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEY\_Pos)</li>
- #define SCB AIRCR VECTKEYSTAT Pos 16
- #define SCB\_AIRCR\_VECTKEYSTAT\_Msk (0xFFFFUL << SCB\_AIRCR\_VECTKEYSTAT\_Pos)
- #define SCB AIRCR ENDIANESS Pos 15
- #define SCB\_AIRCR\_ENDIANESS\_Msk (1UL << SCB\_AIRCR\_ENDIANESS\_Pos)</li>

- #define SCB\_AIRCR\_PRIGROUP\_Pos 8
- #define SCB\_AIRCR\_PRIGROUP\_Msk (7UL << SCB\_AIRCR\_PRIGROUP\_Pos)</li>
- #define SCB\_AIRCR\_SYSRESETREQ\_Pos 2
- #define SCB\_AIRCR\_SYSRESETREQ\_Msk (1UL << SCB\_AIRCR\_SYSRESETREQ\_Pos)
- #define SCB AIRCR VECTCLRACTIVE Pos 1
- #define SCB\_AIRCR\_VECTCLRACTIVE\_Msk (1UL << SCB\_AIRCR\_VECTCLRACTIVE\_Pos)</li>
- #define SCB AIRCR VECTRESET Pos 0
- #define SCB\_AIRCR\_VECTRESET\_Msk (1UL << SCB\_AIRCR\_VECTRESET\_Pos)</li>
- #define SCB\_SCR\_SEVONPEND\_Pos 4
- #define SCB SCR SEVONPEND Msk (1UL << SCB SCR SEVONPEND Pos)</li>
- #define SCB SCR SLEEPDEEP Pos 2
- #define SCB SCR SLEEPDEEP Msk (1UL << SCB SCR SLEEPDEEP Pos)
- #define SCB\_SCR\_SLEEPONEXIT\_Pos 1
- #define SCB\_SCR\_SLEEPONEXIT\_Msk (1UL << SCB\_SCR\_SLEEPONEXIT\_Pos)</li>
- #define SCB\_CCR\_STKALIGN\_Pos 9
- #define SCB CCR STKALIGN Msk (1UL << SCB CCR STKALIGN Pos)
- #define SCB CCR BFHFNMIGN Pos 8
- #define SCB CCR BFHFNMIGN Msk (1UL << SCB CCR BFHFNMIGN Pos)</li>
- #define SCB\_CCR\_DIV\_0\_TRP\_Pos 4
- #define SCB\_CCR\_DIV\_0\_TRP\_Msk (1UL << SCB\_CCR\_DIV\_0\_TRP\_Pos)</li>
- #define SCB\_CCR\_UNALIGN\_TRP\_Pos 3
- #define SCB\_CCR\_UNALIGN\_TRP\_Msk (1UL << SCB\_CCR\_UNALIGN\_TRP\_Pos)</li>
- #define SCB CCR USERSETMPEND Pos 1
- #define SCB\_CCR\_USERSETMPEND\_Msk (1UL << SCB\_CCR\_USERSETMPEND\_Pos)</li>
- #define SCB\_CCR\_NONBASETHRDENA\_Pos 0
- #define SCB\_CCR\_NONBASETHRDENA\_Msk (1UL << SCB\_CCR\_NONBASETHRDENA\_Pos)</li>
- #define SCB\_SHCSR\_USGFAULTENA\_Pos 18
- #define SCB\_SHCSR\_USGFAULTENA\_Msk (1UL << SCB\_SHCSR\_USGFAULTENA\_Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTENA\_Pos 17
- #define SCB\_SHCSR\_BUSFAULTENA\_Msk (1UL << SCB\_SHCSR\_BUSFAULTENA\_Pos)</li>
- #define SCB SHCSR MEMFAULTENA Pos 16
- #define SCB SHCSR MEMFAULTENA Msk (1UL << SCB SHCSR MEMFAULTENA Pos)</li>
- #define SCB\_SHCSR\_SVCALLPENDED\_Pos 15
- #define SCB\_SHCSR\_SVCALLPENDED\_Msk (1UL << SCB\_SHCSR\_SVCALLPENDED\_Pos)</li>
- #define SCB\_SHCSR\_BUSFAULTPENDED\_Pos 14
- #define SCB\_SHCSR\_BUSFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_BUSFAULTPENDED\_Pos)</li>
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Pos 13
- #define SCB\_SHCSR\_MEMFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_MEMFAULTPENDED\_Pos)</li>
- #define SCB\_SHCSR\_USGFAULTPENDED\_Pos 12
- #define SCB\_SHCSR\_USGFAULTPENDED\_Msk (1UL << SCB\_SHCSR\_USGFAULTPENDED\_Pos)
- #define SCB SHCSR SYSTICKACT Pos 11
- #define SCB\_SHCSR\_SYSTICKACT\_Msk (1UL << SCB\_SHCSR\_SYSTICKACT\_Pos)</li>
- #define SCB\_SHCSR\_PENDSVACT\_Pos 10
- #define SCB\_SHCSR\_PENDSVACT\_Msk (1UL << SCB\_SHCSR\_PENDSVACT\_Pos)</li>
- #define SCB\_SHCSR\_MONITORACT\_Pos 8
- #define SCB\_SHCSR\_MONITORACT\_Msk (1UL << SCB\_SHCSR\_MONITORACT\_Pos)</li>
- #define SCB\_SHCSR\_SVCALLACT\_Pos 7
- #define SCB\_SHCSR\_SVCALLACT\_Msk (1UL << SCB\_SHCSR\_SVCALLACT\_Pos)</li>
- #define SCB\_SHCSR\_USGFAULTACT\_Pos 3
- #define SCB\_SHCSR\_USGFAULTACT\_Msk (1UL << SCB\_SHCSR\_USGFAULTACT\_Pos)</li>
- #define SCB SHCSR BUSFAULTACT Pos 1
- #define SCB\_SHCSR\_BUSFAULTACT\_Msk (1UL << SCB\_SHCSR\_BUSFAULTACT\_Pos)</li>
- #define SCB SHCSR MEMFAULTACT Pos 0
- #define SCB\_SHCSR\_MEMFAULTACT\_Msk (1UL << SCB\_SHCSR\_MEMFAULTACT\_Pos)</li>
- #define SCB\_CFSR\_USGFAULTSR\_Pos 16

```
    #define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)</li>
```

- #define SCB\_CFSR\_BUSFAULTSR\_Pos 8
- #define SCB\_CFSR\_BUSFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_BUSFAULTSR\_Pos)
- #define SCB CFSR MEMFAULTSR Pos 0
- #define SCB\_CFSR\_MEMFAULTSR\_Msk (0xFFUL << SCB\_CFSR\_MEMFAULTSR\_Pos)</li>
- #define SCB\_HFSR\_DEBUGEVT\_Pos 31
- #define SCB\_HFSR\_DEBUGEVT\_Msk (1UL << SCB\_HFSR\_DEBUGEVT\_Pos)
- #define SCB\_HFSR\_FORCED\_Pos 30
- #define SCB\_HFSR\_FORCED\_Msk (1UL << SCB\_HFSR\_FORCED\_Pos)</li>
- #define SCB HFSR VECTTBL Pos 1
- #define SCB\_HFSR\_VECTTBL\_Msk (1UL << SCB\_HFSR\_VECTTBL\_Pos)</li>
- #define SCB DFSR EXTERNAL Pos 4
- #define SCB\_DFSR\_EXTERNAL\_Msk (1UL << SCB\_DFSR\_EXTERNAL\_Pos)</li>
- #define SCB DFSR VCATCH Pos 3
- #define SCB\_DFSR\_VCATCH\_Msk (1UL << SCB\_DFSR\_VCATCH\_Pos)</li>
- #define SCB DFSR DWTTRAP Pos 2
- #define SCB DFSR DWTTRAP Msk (1UL << SCB DFSR DWTTRAP Pos)</li>
- #define SCB DFSR BKPT Pos 1
- #define SCB\_DFSR\_BKPT\_Msk (1UL << SCB\_DFSR\_BKPT\_Pos)</li>
- #define SCB\_DFSR\_HALTED\_Pos 0
- #define SCB\_DFSR\_HALTED\_Msk (1UL << SCB\_DFSR\_HALTED\_Pos)</li>
- #define SCnSCB\_ICTR\_INTLINESNUM\_Pos 0
- #define SCnSCB\_ICTR\_INTLINESNUM\_Msk (0xFUL << SCnSCB\_ICTR\_INTLINESNUM\_Pos)</li>
- #define SCnSCB\_ACTLR\_DISOOFP\_Pos 9
- #define SCnSCB\_ACTLR\_DISOOFP\_Msk (1UL << SCnSCB\_ACTLR\_DISOOFP\_Pos)
- #define SCnSCB\_ACTLR\_DISFPCA\_Pos 8
- #define SCnSCB\_ACTLR\_DISFPCA\_Msk (1UL << SCnSCB\_ACTLR\_DISFPCA\_Pos)</li>
- #define SCnSCB ACTLR DISFOLD Pos 2
- #define SCnSCB\_ACTLR\_DISFOLD\_Msk (1UL << SCnSCB\_ACTLR\_DISFOLD\_Pos)
- #define SCnSCB\_ACTLR\_DISDEFWBUF\_Pos 1
- #define SCnSCB\_ACTLR\_DISDEFWBUF\_Msk (1UL << SCnSCB\_ACTLR\_DISDEFWBUF\_Pos)
- #define SCnSCB ACTLR DISMCYCINT Pos 0
- #define SCnSCB\_ACTLR\_DISMCYCINT\_Msk (1UL << SCnSCB\_ACTLR\_DISMCYCINT\_Pos)</li>
- #define SysTick\_CTRL\_COUNTFLAG\_Pos 16
- #define SysTick\_CTRL\_COUNTFLAG\_Msk (1UL << SysTick\_CTRL\_COUNTFLAG\_Pos)</li>
- #define SysTick\_CTRL\_CLKSOURCE\_Pos 2
- #define SysTick\_CTRL\_CLKSOURCE\_Msk (1UL << SysTick\_CTRL\_CLKSOURCE\_Pos)</li>
- #define SysTick\_CTRL\_TICKINT\_Pos 1
- #define SysTick\_CTRL\_TICKINT\_Msk (1UL << SysTick\_CTRL\_TICKINT\_Pos)</li>
- #define SysTick CTRL ENABLE Pos 0
- #define SysTick CTRL ENABLE Msk (1UL << SysTick CTRL ENABLE Pos)</li>
- #define SysTick\_LOAD\_RELOAD\_Pos 0
- #define SysTick\_LOAD\_RELOAD\_Msk (0xFFFFFFUL << SysTick\_LOAD\_RELOAD\_Pos)</li>
- #define SysTick\_VAL\_CURRENT\_Pos 0
- #define SysTick\_VAL\_CURRENT\_Msk (0xFFFFFFUL << SysTick\_VAL\_CURRENT\_Pos)
- #define SysTick CALIB NOREF Pos 31
- #define SysTick\_CALIB\_NOREF\_Msk (1UL << SysTick\_CALIB\_NOREF\_Pos)</li>
- #define SysTick\_CALIB\_SKEW\_Pos 30
- #define SysTick\_CALIB\_SKEW\_Msk (1UL << SysTick\_CALIB\_SKEW\_Pos)</li>
- #define SysTick\_CALIB\_TENMS\_Pos 0
- #define SysTick CALIB TENMS Msk (0xFFFFFFUL << SysTick VAL CURRENT Pos)</li>
- #define ITM\_TPR\_PRIVMASK\_Pos 0
- #define ITM TPR PRIVMASK Msk (0xFUL << ITM TPR PRIVMASK Pos)
- #define ITM TCR BUSY Pos 23
- #define ITM\_TCR\_BUSY\_Msk (1UL << ITM\_TCR\_BUSY\_Pos)</li>

- #define ITM\_TCR\_TraceBusID\_Pos 16
- #define ITM\_TCR\_TraceBusID\_Msk (0x7FUL << ITM\_TCR\_TraceBusID\_Pos)</li>
- #define ITM\_TCR\_GTSFREQ\_Pos 10
- #define ITM\_TCR\_GTSFREQ\_Msk (3UL << ITM\_TCR\_GTSFREQ\_Pos)</li>
- #define ITM TCR TSPrescale Pos 8
- #define ITM\_TCR\_TSPrescale\_Msk (3UL << ITM\_TCR\_TSPrescale\_Pos)</li>
- #define ITM TCR SWOENA Pos 4
- #define ITM\_TCR\_SWOENA\_Msk (1UL << ITM\_TCR\_SWOENA\_Pos)</li>
- #define ITM\_TCR\_DWTENA\_Pos 3
- #define ITM\_TCR\_DWTENA\_Msk (1UL << ITM\_TCR\_DWTENA\_Pos)</li>
- #define ITM TCR SYNCENA Pos 2
- #define ITM TCR SYNCENA Msk (1UL << ITM TCR SYNCENA Pos)
- #define ITM\_TCR\_TSENA\_Pos 1
- #define ITM\_TCR\_TSENA\_Msk (1UL << ITM\_TCR\_TSENA\_Pos)</li>
- #define ITM\_TCR\_ITMENA\_Pos 0
- #define ITM\_TCR\_ITMENA\_Msk (1UL << ITM\_TCR\_ITMENA\_Pos)</li>
- #define ITM\_IWR\_ATVALIDM\_Pos 0
- #define ITM\_IWR\_ATVALIDM\_Msk (1UL << ITM\_IWR\_ATVALIDM\_Pos)</li>
- #define ITM\_IRR\_ATREADYM\_Pos 0
- #define ITM\_IRR\_ATREADYM\_Msk (1UL << ITM\_IRR\_ATREADYM\_Pos)</li>
- #define ITM\_IMCR\_INTEGRATION\_Pos 0
- #define ITM\_IMCR\_INTEGRATION\_Msk (1UL << ITM\_IMCR\_INTEGRATION\_Pos)</li>
- #define ITM LSR ByteAcc Pos 2
- #define ITM\_LSR\_ByteAcc\_Msk (1UL << ITM\_LSR\_ByteAcc\_Pos)</li>
- #define ITM\_LSR\_Access\_Pos 1
- #define ITM\_LSR\_Access\_Msk (1UL << ITM\_LSR\_Access\_Pos)</li>
- #define ITM\_LSR\_Present\_Pos 0
- #define ITM\_LSR\_Present\_Msk (1UL << ITM\_LSR\_Present\_Pos)</li>
- #define DWT\_CTRL\_NUMCOMP\_Pos 28
- #define DWT\_CTRL\_NUMCOMP\_Msk (0xFUL << DWT\_CTRL\_NUMCOMP\_Pos)</li>
- #define DWT\_CTRL\_NOTRCPKT\_Pos 27
- #define DWT CTRL NOTRCPKT Msk (0x1UL << DWT CTRL NOTRCPKT Pos)</li>
- #define DWT\_CTRL\_NOEXTTRIG\_Pos 26
- #define DWT\_CTRL\_NOEXTTRIG\_Msk (0x1UL << DWT\_CTRL\_NOEXTTRIG\_Pos)</li>
- #define DWT\_CTRL\_NOCYCCNT\_Pos 25
- #define DWT\_CTRL\_NOCYCCNT\_Msk (0x1UL << DWT\_CTRL\_NOCYCCNT\_Pos)</li>
- #define DWT\_CTRL\_NOPRFCNT\_Pos 24
- #define DWT\_CTRL\_NOPRFCNT\_Msk (0x1UL << DWT\_CTRL\_NOPRFCNT\_Pos)</li>
- #define DWT\_CTRL\_CYCEVTENA\_Pos 22
- #define DWT\_CTRL\_CYCEVTENA\_Msk (0x1UL << DWT\_CTRL\_CYCEVTENA\_Pos)</li>
- #define DWT CTRL FOLDEVTENA Pos 21
- #define DWT\_CTRL\_FOLDEVTENA\_Msk (0x1UL << DWT\_CTRL\_FOLDEVTENA\_Pos)</li>
- #define DWT\_CTRL\_LSUEVTENA\_Pos 20
- #define DWT\_CTRL\_LSUEVTENA\_Msk (0x1UL << DWT\_CTRL\_LSUEVTENA\_Pos)
- #define DWT\_CTRL\_SLEEPEVTENA\_Pos 19
- #define DWT\_CTRL\_SLEEPEVTENA\_Msk (0x1UL << DWT\_CTRL\_SLEEPEVTENA\_Pos)
- #define DWT CTRL EXCEVTENA Pos 18
- #define DWT\_CTRL\_EXCEVTENA\_Msk (0x1UL << DWT\_CTRL\_EXCEVTENA\_Pos)</li>
- #define DWT\_CTRL\_CPIEVTENA\_Pos 17
- #define DWT\_CTRL\_CPIEVTENA\_Msk (0x1UL << DWT\_CTRL\_CPIEVTENA\_Pos)</li>
- #define DWT CTRL EXCTRCENA Pos 16
- #define DWT\_CTRL\_EXCTRCENA\_Msk (0x1UL << DWT\_CTRL\_EXCTRCENA\_Pos)</li>
- #define DWT CTRL PCSAMPLENA Pos 12
- #define DWT CTRL PCSAMPLENA Msk (0x1UL << DWT CTRL PCSAMPLENA Pos)
- #define DWT\_CTRL\_SYNCTAP\_Pos 10

- #define DWT\_CTRL\_SYNCTAP\_Msk (0x3UL << DWT\_CTRL\_SYNCTAP\_Pos)</li>
- #define DWT\_CTRL\_CYCTAP\_Pos 9
- #define DWT\_CTRL\_CYCTAP\_Msk (0x1UL << DWT\_CTRL\_CYCTAP\_Pos)</li>
- #define DWT CTRL POSTINIT Pos 5
- #define DWT\_CTRL\_POSTINIT\_Msk (0xFUL << DWT\_CTRL\_POSTINIT\_Pos)</li>
- #define DWT\_CTRL\_POSTPRESET\_Pos 1
- #define DWT\_CTRL\_POSTPRESET\_Msk (0xFUL << DWT\_CTRL\_POSTPRESET\_Pos)</li>
- #define DWT\_CTRL\_CYCCNTENA\_Pos 0
- #define DWT\_CTRL\_CYCCNTENA\_Msk (0x1UL << DWT\_CTRL\_CYCCNTENA\_Pos)</li>
- #define DWT CPICNT CPICNT Pos 0
- #define DWT CPICNT CPICNT Msk (0xFFUL << DWT CPICNT CPICNT Pos)</li>
- #define DWT EXCCNT EXCCNT Pos 0
- #define DWT\_EXCCNT\_EXCCNT\_Msk (0xFFUL << DWT\_EXCCNT\_EXCCNT\_Pos)
- #define DWT SLEEPCNT SLEEPCNT Pos 0
- #define DWT\_SLEEPCNT\_SLEEPCNT\_Msk (0xFFUL << DWT\_SLEEPCNT\_SLEEPCNT\_Pos)
- #define DWT LSUCNT LSUCNT Pos 0
- #define DWT LSUCNT LSUCNT Msk (0xFFUL << DWT LSUCNT LSUCNT Pos)</li>
- #define DWT\_FOLDCNT\_FOLDCNT\_Pos 0
- #define DWT\_FOLDCNT\_FOLDCNT\_Msk (0xFFUL << DWT\_FOLDCNT\_FOLDCNT\_Pos)</li>
- #define DWT\_MASK\_MASK\_Pos 0
- #define DWT\_MASK\_MASK\_Msk (0x1FUL << DWT\_MASK\_MASK\_Pos)</li>
- #define DWT\_FUNCTION\_MATCHED\_Pos 24
- #define DWT FUNCTION MATCHED Msk (0x1UL << DWT FUNCTION MATCHED Pos)</li>
- #define DWT\_FUNCTION\_DATAVADDR1\_Pos 16
- #define DWT FUNCTION\_DATAVADDR1\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDR1\_Pos)</li>
- #define DWT\_FUNCTION\_DATAVADDR0\_Pos 12
- #define DWT\_FUNCTION\_DATAVADDR0\_Msk (0xFUL << DWT\_FUNCTION\_DATAVADDR0\_Pos)</li>
- #define DWT FUNCTION DATAVSIZE Pos 10
- #define DWT\_FUNCTION\_DATAVSIZE\_Msk (0x3UL << DWT\_FUNCTION\_DATAVSIZE\_Pos)</li>
- #define DWT\_FUNCTION\_LNK1ENA\_Pos 9
- #define DWT\_FUNCTION\_LNK1ENA\_Msk (0x1UL << DWT\_FUNCTION\_LNK1ENA\_Pos)
- #define DWT FUNCTION DATAVMATCH Pos 8
- #define DWT\_FUNCTION\_DATAVMATCH\_Msk (0x1UL << DWT\_FUNCTION\_DATAVMATCH\_Pos)</li>
- #define DWT\_FUNCTION\_CYCMATCH\_Pos 7
- #define DWT\_FUNCTION\_CYCMATCH\_Msk (0x1UL << DWT\_FUNCTION\_CYCMATCH\_Pos)</li>
- #define DWT\_FUNCTION\_EMITRANGE\_Pos 5
- #define DWT\_FUNCTION\_EMITRANGE\_Msk (0x1UL << DWT\_FUNCTION\_EMITRANGE\_Pos)</li>
- #define DWT\_FUNCTION\_FUNCTION\_Pos 0
- #define DWT\_FUNCTION\_FUNCTION\_Msk (0xFUL << DWT\_FUNCTION\_FUNCTION\_Pos)</li>
- #define TPI ACPR PRESCALER Pos 0
- #define TPI ACPR PRESCALER Msk (0x1FFFUL << TPI ACPR PRESCALER Pos)</li>
- #define TPI\_SPPR\_TXMODE\_Pos 0
- #define TPI\_SPPR\_TXMODE\_Msk (0x3UL << TPI\_SPPR\_TXMODE\_Pos)</li>
- #define TPI\_FFSR\_FtNonStop\_Pos 3
- #define TPI\_FFSR\_FtNonStop\_Msk (0x1UL << TPI\_FFSR\_FtNonStop\_Pos)</li>
- #define TPI\_FFSR\_TCPresent\_Pos 2
- #define TPI\_FFSR\_TCPresent\_Msk (0x1UL << TPI\_FFSR\_TCPresent\_Pos)</li>
- #define TPI\_FFSR\_FtStopped\_Pos 1
- #define TPI\_FFSR\_FtStopped\_Msk (0x1UL << TPI\_FFSR\_FtStopped\_Pos)</li>
- #define TPI\_FFSR\_FIInProg\_Pos 0
- #define TPI FFSR FIInProg Msk (0x1UL << TPI FFSR FIInProg Pos)</li>
- #define TPI\_FFCR\_TrigIn\_Pos 8
- #define TPI FFCR TrigIn Msk (0x1UL << TPI FFCR TrigIn Pos)
- #define TPI FFCR EnFCont Pos 1
- #define TPI\_FFCR\_EnFCont\_Msk (0x1UL << TPI\_FFCR\_EnFCont\_Pos)</li>

- #define TPI\_TRIGGER\_TRIGGER\_Pos 0
- #define TPI\_TRIGGER\_TRIGGER\_Msk (0x1UL << TPI\_TRIGGER\_TRIGGER\_Pos)</li>
- #define TPI\_FIFO0\_ITM\_ATVALID\_Pos 29
- #define TPI\_FIFO0\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO0\_ITM\_ATVALID\_Pos)
- #define TPI\_FIFO0\_ITM\_bytecount\_Pos 27
- #define TPI\_FIFO0\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO0\_ITM\_bytecount\_Pos)</li>
- #define TPI FIFO0 ETM ATVALID Pos 26
- #define TPI\_FIFO0\_ETM\_ATVALID\_Msk (0x3UL << TPI\_FIFO0\_ETM\_ATVALID\_Pos)
- #define TPI\_FIFO0\_ETM\_bytecount\_Pos 24
- #define TPI FIFO0 ETM bytecount Msk (0x3UL << TPI FIFO0 ETM bytecount Pos)</li>
- #define TPI FIFO0 ETM2 Pos 16
- #define TPI FIFO0 ETM2 Msk (0xFFUL << TPI FIFO0 ETM2 Pos)
- #define TPI FIFO0 ETM1 Pos 8
- #define TPI FIFO0 ETM1 Msk (0xFFUL << TPI FIFO0 ETM1 Pos)</li>
- #define TPI\_FIFO0\_ETM0\_Pos 0
- #define TPI FIFO0 ETM0 Msk (0xFFUL << TPI FIFO0 ETM0 Pos)</li>
- #define TPI ITATBCTR2 ATREADY Pos 0
- #define TPI\_ITATBCTR2\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR2\_ATREADY\_Pos)</li>
- #define TPI FIFO1 ITM ATVALID Pos 29
- #define TPI\_FIFO1\_ITM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ITM\_ATVALID\_Pos)
- #define TPI\_FIFO1\_ITM\_bytecount\_Pos 27
- #define TPI\_FIFO1\_ITM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ITM\_bytecount\_Pos)</li>
- #define TPI FIFO1 ETM ATVALID Pos 26
- #define TPI\_FIFO1\_ETM\_ATVALID\_Msk (0x3UL << TPI\_FIFO1\_ETM\_ATVALID\_Pos)</li>
- #define TPI\_FIFO1\_ETM\_bytecount\_Pos 24
- #define TPI\_FIFO1\_ETM\_bytecount\_Msk (0x3UL << TPI\_FIFO1\_ETM\_bytecount\_Pos)</li>
- #define TPI FIFO1 ITM2 Pos 16
- #define TPI\_FIFO1\_ITM2\_Msk (0xFFUL << TPI\_FIFO1\_ITM2\_Pos)
- #define TPI FIFO1 ITM1 Pos 8
- #define TPI\_FIFO1\_ITM1\_Msk (0xFFUL << TPI\_FIFO1\_ITM1\_Pos)</li>
- #define TPI FIFO1 ITM0 Pos 0
- #define TPI FIFO1 ITM0 Msk (0xFFUL << TPI FIFO1 ITM0 Pos)</li>
- #define TPI\_ITATBCTR0\_ATREADY\_Pos 0
- #define TPI\_ITATBCTR0\_ATREADY\_Msk (0x1UL << TPI\_ITATBCTR0\_ATREADY\_Pos)</li>
- #define TPI\_ITCTRL\_Mode\_Pos 0
- #define TPI\_ITCTRL\_Mode\_Msk (0x1UL << TPI\_ITCTRL\_Mode\_Pos)</li>
- #define TPI\_DEVID\_NRZVALID\_Pos 11
- #define TPI\_DEVID\_NRZVALID\_Msk (0x1UL << TPI\_DEVID\_NRZVALID\_Pos)</li>
- #define TPI DEVID MANCVALID Pos 10
- #define TPI DEVID MANCVALID Msk (0x1UL << TPI DEVID MANCVALID Pos)</li>
- #define TPI DEVID PTINVALID Pos 9
- #define TPI\_DEVID\_PTINVALID\_Msk (0x1UL << TPI\_DEVID\_PTINVALID\_Pos)</li>
- #define TPI\_DEVID\_MinBufSz\_Pos 6
- #define TPI\_DEVID\_MinBufSz\_Msk (0x7UL << TPI\_DEVID\_MinBufSz\_Pos)</li>
- #define TPI\_DEVID\_AsynClkIn\_Pos 5
- #define TPI\_DEVID\_AsynClkIn\_Msk (0x1UL << TPI\_DEVID\_AsynClkIn\_Pos)</li>
- #define TPI\_DEVID\_NrTraceInput\_Pos 0
- #define TPI\_DEVID\_NrTraceInput\_Msk (0x1FUL << TPI\_DEVID\_NrTraceInput\_Pos)</li>
- #define TPI\_DEVTYPE\_SubType\_Pos 0
- #define TPI\_DEVTYPE\_SubType\_Msk (0xFUL << TPI\_DEVTYPE\_SubType\_Pos)</li>
- #define TPI DEVTYPE MajorType Pos 4
- #define TPI\_DEVTYPE\_MajorType\_Msk (0xFUL << TPI\_DEVTYPE\_MajorType\_Pos)
- #define CoreDebug DHCSR DBGKEY Pos 16
- #define CoreDebug\_DHCSR\_DBGKEY\_Msk (0xFFFFUL << CoreDebug\_DHCSR\_DBGKEY\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos 25

- #define CoreDebug\_DHCSR\_S\_RESET\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RESET\_ST\_Pos)
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos 24
- #define CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Msk (1UL << CoreDebug\_DHCSR\_S\_RETIRE\_ST\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_LOCKUP\_Pos 19
- #define CoreDebug DHCSR S LOCKUP Msk (1UL << CoreDebug DHCSR S LOCKUP Pos)</li>
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Pos 18
- #define CoreDebug\_DHCSR\_S\_SLEEP\_Msk (1UL << CoreDebug\_DHCSR\_S\_SLEEP\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_HALT\_Pos 17
- #define CoreDebug\_DHCSR\_S\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_S\_HALT\_Pos)</li>
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Pos 16
- #define CoreDebug\_DHCSR\_S\_REGRDY\_Msk (1UL << CoreDebug\_DHCSR\_S\_REGRDY\_Pos)</li>
- #define CoreDebug DHCSR C SNAPSTALL Pos 5
- #define CoreDebug\_DHCSR\_C\_SNAPSTALL\_Msk (1UL << CoreDebug\_DHCSR\_C\_SNAPSTALL\_Pos)</li>
- #define CoreDebug DHCSR C MASKINTS Pos 3
- #define CoreDebug\_DHCSR\_C\_MASKINTS\_Msk (1UL << CoreDebug\_DHCSR\_C\_MASKINTS\_Pos)
- #define CoreDebug DHCSR C STEP Pos 2
- #define CoreDebug\_DHCSR\_C\_STEP\_Msk (1UL << CoreDebug\_DHCSR\_C\_STEP\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_HALT\_Pos 1
- #define CoreDebug\_DHCSR\_C\_HALT\_Msk (1UL << CoreDebug\_DHCSR\_C\_HALT\_Pos)</li>
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos 0
- #define CoreDebug\_DHCSR\_C\_DEBUGEN\_Msk (1UL << CoreDebug\_DHCSR\_C\_DEBUGEN\_Pos)</li>
- #define CoreDebug\_DCRSR\_REGWnR\_Pos 16
- #define CoreDebug\_DCRSR\_REGWnR\_Msk (1UL << CoreDebug\_DCRSR\_REGWnR\_Pos)</li>
- #define CoreDebug DCRSR REGSEL Pos 0
- #define CoreDebug\_DCRSR\_REGSEL\_Msk (0x1FUL << CoreDebug\_DCRSR\_REGSEL\_Pos)</li>
- #define CoreDebug\_DEMCR\_TRCENA\_Pos 24
- #define CoreDebug\_DEMCR\_TRCENA\_Msk (1UL << CoreDebug\_DEMCR\_TRCENA\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_REQ\_Pos 19
- #define CoreDebug\_DEMCR\_MON\_REQ\_Msk (1UL << CoreDebug\_DEMCR\_MON\_REQ\_Pos)</li>
- #define CoreDebug\_DEMCR\_MON\_STEP\_Pos 18
- #define CoreDebug\_DEMCR\_MON\_STEP\_Msk (1UL << CoreDebug\_DEMCR\_MON\_STEP\_Pos)
- #define CoreDebug\_DEMCR\_MON\_PEND\_Pos 17
- #define CoreDebug\_DEMCR\_MON\_PEND\_Msk (1UL << CoreDebug\_DEMCR\_MON\_PEND\_Pos)</li>
- #define CoreDebug DEMCR MON EN Pos 16
- #define CoreDebug\_DEMCR\_MON\_EN\_Msk (1UL << CoreDebug\_DEMCR\_MON\_EN\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Pos 10
- #define CoreDebug\_DEMCR\_VC\_HARDERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_HARDERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_INTERR\_Pos 9
- #define CoreDebug DEMCR VC INTERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_INTERR\_Pos)
- #define CoreDebug DEMCR VC BUSERR Pos 8
- #define CoreDebug\_DEMCR\_VC\_BUSERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_BUSERR\_Pos)</li>
- #define CoreDebug DEMCR VC STATERR Pos 7
- #define CoreDebug\_DEMCR\_VC\_STATERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_STATERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Pos 6
- #define CoreDebug\_DEMCR\_VC\_CHKERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CHKERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos 5
- #define CoreDebug\_DEMCR\_VC\_NOCPERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_NOCPERR\_Pos)</li>
- #define CoreDebug\_DEMCR\_VC\_MMERR\_Pos 4
- #define CoreDebug\_DEMCR\_VC\_MMERR\_Msk (1UL << CoreDebug\_DEMCR\_VC\_MMERR\_Pos)
- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Pos 0
- #define CoreDebug\_DEMCR\_VC\_CORERESET\_Msk (1UL << CoreDebug\_DEMCR\_VC\_CORERESET ← Pos)</li>
- #define SCS BASE (0xE000E000UL)
- #define ITM\_BASE (0xE0000000UL)
- #define DWT\_BASE (0xE0001000UL)

```
#define TPI_BASE (0xE0040000UL)

    #define CoreDebug_BASE (0xE000EDF0UL)

    #define SysTick BASE (SCS BASE + 0x0010UL)

    #define NVIC BASE (SCS BASE + 0x0100UL)

    #define SCB BASE (SCS BASE + 0x0D00UL)

    #define SCnSCB ((SCnSCB_Type *) SCS_BASE )

    #define SCB ((SCB_Type *) SCB_BASE )

    #define SysTick ((SysTick Type *) SysTick BASE)

   • #define NVIC ((NVIC Type *) NVIC BASE )

    #define ITM ((ITM Type *) ITM BASE)

    #define DWT ((DWT_Type *) DWT_BASE )

    #define TPI ((TPI_Type *) TPI_BASE )

    #define CoreDebug ((CoreDebug Type *) CoreDebug BASE)

    • #define ITM_RXBUFFER_EMPTY 0x5AA55AA5
   • #define CM4 CMSIS VERSION MAIN (0x03)

    #define CM4 CMSIS VERSION SUB (0x20)

    #define __CM4_CMSIS_VERSION

    #define __CORTEX_M (0x04)
    • #define CORE CM4 H DEPENDANT

    #define ___I volatile const

    • #define O volatile
    • #define __IO volatile
Functions

    __STATIC_INLINE void NVIC_SetPriorityGrouping (uint32_t PriorityGroup)

         Set Priority Grouping.

    __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping (void)

         Get Priority Grouping.

    STATIC INLINE void NVIC EnableIRQ (IRQn Type IRQn)

         Enable External Interrupt.

    STATIC INLINE void NVIC DisableIRQ (IRQn Type IRQn)

         Disable External Interrupt.

    STATIC INLINE uint32 t NVIC GetPendingIRQ (IRQn Type IRQn)

         Get Pending Interrupt.

    __STATIC_INLINE void NVIC_SetPendingIRQ (IRQn_Type IRQn)

         Set Pending Interrupt.

    STATIC INLINE void NVIC ClearPendingIRQ (IRQn Type IRQn)

         Clear Pending Interrupt.

    __STATIC_INLINE uint32_t NVIC_GetActive (IRQn_Type IRQn)

         Get Active Interrupt.

    __STATIC_INLINE void NVIC_SetPriority (IRQn_Type IRQn, uint32_t priority)

         Set Interrupt Priority.
    • __STATIC_INLINE uint32_t NVIC_GetPriority (IRQn_Type IRQn)
         Get Interrupt Priority.

    __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32←
```

STATIC INLINE void NVIC DecodePriority (uint32 t Priority, uint32 t PriorityGroup, uint32 t \*p↔

PreemptPriority, uint32 t \*pSubPriority)

\_t SubPriority)

Encode Priority.

Decode Priority.

```
    __STATIC_INLINE void NVIC_SystemReset (void)

         System Reset.

    STATIC INLINE uint32 t SysTick Config (uint32 t ticks)

         System Tick Configuration.

    __STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)

         ITM Send Character.

    STATIC INLINE int32 t ITM ReceiveChar (void)

         ITM Receive Character.
    • __STATIC_INLINE int32_t ITM_CheckChar (void)
         ITM Check Character.
Variables

    volatile int32 t ITM RxBuffer

8.8.2 Macro Definition Documentation
8.8.2.1 #define __CM4_CMSIS_VERSION
Value:
((__CM4_CMSIS_VERSION_MAIN << 16) | \setminus
                                       _CM4_CMSIS_VERSION_SUB
CMSIS HAL version number
Definition at line 73 of file core cm4.h.
8.8.2.2 #define __CM4_CMSIS_VERSION_MAIN (0x03)
[31:16] CMSIS HAL main version
Definition at line 71 of file core_cm4.h.
8.8.2.3 #define __CM4_CMSIS_VERSION_SUB (0x20)
[15:0] CMSIS HAL sub version
Definition at line 72 of file core_cm4.h.
8.8.2.4 #define __CORE_CM4_H_DEPENDANT
 FPU USED indicates whether an FPU is used or not. For this, FPU PRESENT has to be checked prior to
making use of FPU specific registers and functions.
Definition at line 178 of file core cm4.h.
8.8.2.5 #define __CORE_CM4_H_GENERIC
Definition at line 47 of file core_cm4.h.
```

```
8.8.2.6 #define __CORTEX_M (0x04)
Cortex-M Core
Definition at line 76 of file core_cm4.h.
8.8.2.7 #define __I volatile const
Defines 'read only' permissions
Definition at line 219 of file core_cm4.h.
8.8.2.8 #define __IO volatile
Defines 'read / write' permissions
Definition at line 222 of file core_cm4.h.
8.8.2.9 #define __O volatile
Defines 'write only' permissions
Definition at line 221 of file core_cm4.h.
8.9
      C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_cm4_simd.h File Reference
8.9.1 Detailed Description
CMSIS Cortex-M4 SIMD Header File.
Version
     V3.20
Date
     25. February 2013
Note
Macros
    • #define __CORE_CM4_SIMD_H
8.9.2 Macro Definition Documentation
8.9.2.1 #define __CORE_CM4_SIMD_H
```

Definition at line 43 of file core\_cm4\_simd.h.

## 8.10 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cmFunc.h File Reference

## 8.10.1 Detailed Description

CMSIS Cortex-M Core Function Access Header File.

Version

V3.20

Date

25. February 2013

Note

## 8.11 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/core\_cmlnstr.h File Reference

## 8.11.1 Detailed Description

CMSIS Cortex-M Core Instruction Access Header File.

Version

V3.20

Date

05. March 2013

Note

## 8.12 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/cpuctrl\_5411x.h File Reference

### **Enumerations**

enum CORESELECT\_T { CORESELECT\_M0PLUS = 0, CORESELECT\_M4 }

## **Functions**

\_\_STATIC\_INLINE bool Chip\_CPU\_IsM4Core (void)

Determine which MCU this code is running on.

• void Chip\_CPU\_SelectMasterCore (CORESELECT\_T master, CORESELECT\_T ownerPower)

Select master core and system power control ownership.

• bool Chip\_CPU\_IsMasterCore (void)

Determine if this core is a slave or master.

void Chip\_CPU\_CM0Boot (uint32\_t \*coentry, uint32\_t \*costackptr)

Setup M0+ boot and reset M0+ core.

void Chip\_CPU\_CM4Boot (uint32\_t \*coentry, uint32\_t \*costackptr)

Setup M4 boot and reset M4 core.

## 8.13 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/crc 5411x.h File Reference

### **Data Structures**

• struct LPC\_CRC\_T

CRC register block structure.

### **Macros**

```
    #define CRC MODE POLY BITMASK ((0x03)) /** CRC polynomial Bit mask */
```

- #define CRC MODE POLY CCITT (0x00) /\*\* Select CRC-CCITT polynomial \*/
- #define CRC\_MODE\_POLY\_CRC16 (0x01) /\*\* Select CRC-16 polynomial \*/
- #define CRC\_MODE\_POLY\_CRC32 (0x02) /\*\* Select CRC-32 polynomial \*/
- #define CRC\_MODE\_WRDATA\_BITMASK (0x03 << 2) /\*\* CRC WR\_Data Config Bit mask \*/
- #define CRC MODE WRDATA BIT RVS (1 << 2) /\*\* Select Bit order reverse for WR DATA (per byte) \*/
- #define CRC\_MODE\_WRDATA\_CMPL (1 << 3) /\*\* Select One's complement for WR\_DATA \*/</li>
- #define CRC\_MODE\_SUM\_BITMASK (0x03 << 4) /\*\* CRC Sum Config Bit mask \*/</li>
- #define CRC\_MODE\_SUM\_BIT\_RVS (1 << 4) /\*\* Select Bit order reverse for CRC\_SUM \*/</li>
- #define CRC\_MODE\_SUM\_CMPL (1 << 5) /\*\* Select One's complement for CRC\_SUM \*/
- #define MODE\_CFG\_CCITT (0x00) /\*\* Pre-defined mode word for default CCITT setup \*/
- #define MODE\_CFG\_CRC16 (0x15) /\*\* Pre-defined mode word for default CRC16 setup \*/
- #define MODE CFG CRC32 (0x36) /\*\* Pre-defined mode word for default CRC32 setup \*/
- #define CRC\_SEED\_CCITT (0x0000FFFF)/\*\* Initial seed value for CCITT mode \*/
- #define CRC SEED CRC16 (0x00000000)/\*\* Initial seed value for CRC16 mode \*/
- #define CRC SEED CRC32 (0xFFFFFFFF)/\*\* Initial seed value for CRC32 mode \*/

### **Enumerations**

```
    enum CRC_POLY_T { CRC_POLY_CCITT = CRC_MODE_POLY_CCITT, CRC_POLY_CRC16 = CRC_M →
        ODE_POLY_CRC16, CRC_POLY_CRC32 = CRC_MODE_POLY_CRC32, CRC_POLY_LAST }
        CRC polynomial.
```

## **Functions**

```
    __STATIC_INLINE void Chip_CRC_Init (LPC_CRC_T *pCRC)
        Initializes the CRC Engine.
    __STATIC_INLINE void Chip_CRC_Deinit (LPC_CRC_T *pCRC)
        Deinitializes the CRC Engine.
    __STATIC_INLINE void Chip_CRC_SetPoly (LPC_CRC_T *pCRC, CRC_POLY_T poly, uint32_t flags)
        Set the polynomial used for the CRC calculation.
    __STATIC_INLINE void Chip_CRC_UseCRC16 (LPC_CRC_T *pCRC)
        Sets up the CRC engine for CRC16 mode.
    __STATIC_INLINE void Chip_CRC_UseCRC32 (LPC_CRC_T *pCRC)
        Sets up the CRC engine for CRC32 mode.
    __STATIC_INLINE void Chip_CRC_UseCCITT (LPC_CRC_T *pCRC)
```

- \_\_STATIC\_INLINE void Chip\_CRC\_UseDefaultConfig (LPC\_CRC\_T \*pCRC, CRC\_POLY\_T poly)

  Engage the CRC engine with defaults based on the polynomial to be used.
- \_\_STATIC\_INLINE void Chip\_CRC\_SetMode (LPC\_CRC\_T \*pCRC, uint32\_t mode)

  Set the CRC Mode bits.
- \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_GetMode (LPC\_CRC\_T \*pCRC)

Sets up the CRC engine for CCITT mode.

Get the CRC Mode bits.

\_\_STATIC\_INLINE void Chip\_CRC\_SetSeed (LPC\_CRC\_T \*pCRC, uint32\_t seed)

Set the seed bits used by the CRC SUM register.

\_\_STATIC\_INLINE uint32\_t Chip\_CRC\_GetSeed (LPC\_CRC\_T \*pCRC)

Get the CRC seed value.

\_\_STATIC\_INLINE void Chip\_CRC\_Write8 (LPC\_CRC\_T \*pCRC, uint8\_t data)

Convenience function for writing 8-bit data to the CRC engine.

• \_\_STATIC\_INLINE void Chip\_CRC\_Write16 (LPC\_CRC\_T \*pCRC, uint16\_t data)

Convenience function for writing 16-bit data to the CRC engine.

• \_\_STATIC\_INLINE void Chip\_CRC\_Write32 (LPC\_CRC\_T \*pCRC, uint32\_t data)

Convenience function for writing 32-bit data to the CRC engine.

STATIC INLINE uint32 t Chip CRC Sum (LPC CRC T\*pCRC)

Gets the CRC Sum based on the Mode and Seed as previously configured.

\_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC8 (LPC\_CRC\_T \*pCRC, const uint8\_t \*data, uint32\_t bytes)

Convenience function for computing a standard CCITT checksum from an 8-bit data block.

\_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC16 (LPC\_CRC\_T \*pCRC, const uint16\_t \*data, uint32\_←
t hwords)

Convenience function for computing a standard CRC16 checksum from 16-bit data block.

• \_\_STATIC\_INLINE uint32\_t Chip\_CRC\_CRC32 (LPC\_CRC\_T \*pCRC, const uint32\_t \*data, uint32\_t words)

Convenience function for computing a standard CRC32 checksum from 32-bit data block.

## 8.14 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/dma 5411x.h File Reference

### **Data Structures**

struct LPC\_DMA\_COMMON\_T

DMA Controller shared registers structure.

struct LPC\_DMA\_CHANNEL\_T

DMA Controller shared registers structure.

struct LPC\_DMA\_T

DMA Controller register block structure.

struct DMA\_CHDESC\_T

### **Macros**

- #define MAX\_DMA\_CHANNEL (20)
- #define DMA INTSTAT ACTIVEINT 0x2
- #define DMA INTSTAT ACTIVEERRINT 0x4
- #define DMA\_ADDR(addr) ((uint32\_t) (addr))
- #define DMA CFG PERIPHREQEN (1 << 0)
- #define DMA CFG HWTRIGEN (1 << 1)</li>
- #define DMA CFG TRIGPOL LOW (0 << 4)</li>
- #define DMA\_CFG\_TRIGPOL\_HIGH (1 << 4)</li>
- #define DMA\_CFG\_TRIGTYPE\_EDGE (0 << 5)</li>
- #define DMA\_CFG\_TRIGTYPE\_LEVEL (1 << 5)</li>
- #define DMA\_CFG\_TRIGBURST\_SNGL (0 << 6)</li>
- #define DMA\_CFG\_TRIGBURST\_BURST (1 << 6)</li>
- #define DMA\_CFG\_BURSTPOWER\_1 (0 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_2 (1 << 8)</li>
- #define DMA CFG BURSTPOWER 4 (2 << 8)
- #define DMA\_CFG\_BURSTPOWER\_8 (3 << 8)</li>

- #define DMA\_CFG\_BURSTPOWER\_16 (4 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_32 (5 << 8)
- #define DMA CFG BURSTPOWER 64 (6 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_128 (7 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER\_256 (8 << 8)</li>
- #define DMA CFG BURSTPOWER 512 (9 << 8)
- #define DMA\_CFG\_BURSTPOWER\_1024 (10 << 8)</li>
- #define DMA\_CFG\_BURSTPOWER(n) ((n) << 8)</li>
- #define DMA\_CFG\_SRCBURSTWRAP (1 << 14)</li>
- #define DMA\_CFG\_DSTBURSTWRAP (1 << 15)</li>
- #define DMA\_CFG\_CHPRIORITY(p) ((p) << 16)</li>
- #define DMA\_CTLSTAT\_VALIDPENDING (1 << 0)</li>
- #define DMA CTLSTAT TRIG (1 << 2)</li>
- #define DMA XFERCFG CFGVALID (1 << 0)</li>
- #define DMA\_XFERCFG\_RELOAD (1 << 1)</li>
- #define DMA XFERCFG SWTRIG (1 << 2)
- #define DMA\_XFERCFG\_CLRTRIG (1 << 3)
- #define DMA\_XFERCFG\_SETINTA (1 << 4)</li>
- #define DMA\_XFERCFG\_SETINTB (1 << 5)
- #define DMA\_XFERCFG\_WIDTH\_8 (0 << 8)
- #define DMA XFERCFG WIDTH 16 (1 << 8)
- #define DMA\_XFERCFG\_WIDTH\_32 (2 << 8)</li>
- #define DMA\_XFERCFG\_SRCINC\_0 (0 << 12)</li>
- #define DMA\_XFERCFG\_SRCINC\_1 (1 << 12)</li>
- #define DMA\_XFERCFG\_SRCINC\_2 (2 << 12)</li>
- #define DMA\_XFERCFG\_SRCINC\_4 (3 << 12)</li>
- #define DMA\_XFERCFG\_DSTINC\_0 (0 << 14)</li>
- #define DMA\_XFERCFG\_DSTINC\_1 (1 << 14)</li>
- #define DMA\_XFERCFG\_DSTINC\_2 (2 << 14)</li>
- #define DMA\_XFERCFG\_DSTINC\_4 (3 << 14)</li>
- #define DMA\_XFERCFG\_XFERCOUNT(n) ((n 1) << 16)

### **Enumerations**

```
    enum DMA_CHID_T {
        DMA_CH0, DMA_CH1, DMA_CH2, DMA_CH3,
        DMA_CH4, DMA_CH5, DMA_CH6, DMA_CH7,
        DMA_CH8, DMA_CH9, DMA_CH10, DMA_CH11,
        DMA_CH12, DMA_CH13, DMA_CH14, DMA_CH15,
        DMA_CH16, DMA_CH17, DMA_CH18, DMA_CH19,
        DMAREQ_FLEXCOMM0_RX = DMA_CH0, DMAREQ_FLEXCOMM0_TX, DMAREQ_FLEXCOMM1_R←
        X, DMAREQ_FLEXCOMM1_TX,
        DMAREQ_FLEXCOMM2_RX, DMAREQ_FLEXCOMM2_TX, DMAREQ_FLEXCOMM3_RX, DMAREQ_F←
        LEXCOMM3_TX,
        DMAREQ_FLEXCOMM4_RX, DMAREQ_FLEXCOMM4_TX, DMAREQ_FLEXCOMM5_RX, DMAREQ_F←
        LEXCOMM5_TX,
        DMAREQ_FLEXCOMM6_RX, DMAREQ_FLEXCOMM6_TX, DMAREQ_FLEXCOMM7_RX, DMAREQ_F←
        LEXCOMM7_TX,
        DMAREQ_DMIC0, DMAREQ_DMIC1, DMAREQ_SPIFI }
```

### **Functions**

```
    __STATIC_INLINE void Chip_DMA_Init (LPC_DMA_T *pDMA)

     Initialize DMA controller.

    STATIC INLINE void Chip DMA Delnit (LPC DMA T*pDMA)

     De-Initialize DMA controller.

    __STATIC_INLINE void Chip_DMA_Enable (LPC_DMA_T *pDMA)

     Enable DMA controller.

    STATIC INLINE void Chip DMA Disable (LPC DMA T*pDMA)

     Disable DMA controller.

    STATIC INLINE uint32 t Chip DMA GetIntStatus (LPC DMA T*pDMA)

     Get pending interrupt or error interrupts.

    __STATIC_INLINE void Chip_DMA_SetSRAMBase (LPC_DMA_T *pDMA, uint32_t base)

     Set DMA controller SRAM base address.
• __STATIC_INLINE uint32_t Chip_DMA_GetSRAMBase (LPC_DMA_T *pDMA)
     Returns DMA controller SRAM base address.

    __STATIC_INLINE void Chip_DMA_EnableChannel (LPC_DMA_T *pDMA, DMA_CHID_T ch)

     Enables a single DMA channel.

    STATIC INLINE void Chip DMA DisableChannel (LPC DMA T*pDMA, DMA CHID T ch)

     Disables a single DMA channel.

    __STATIC_INLINE uint32_t Chip_DMA_GetEnabledChannels (LPC_DMA_T *pDMA)

     Returns all enabled DMA channels.

    __STATIC_INLINE uint32_t Chip_DMA_GetActiveChannels (LPC_DMA_T *pDMA)

     Returns all active DMA channels.

    STATIC INLINE uint32 t Chip DMA GetBusyChannels (LPC DMA T *pDMA)

     Returns all busy DMA channels.

    _STATIC_INLINE uint32_t Chip_DMA_GetErrorIntChannels (LPC_DMA_T *pDMA)

     Returns pending error interrupt status for all DMA channels.

    STATIC INLINE void Chip DMA ClearErrorIntChannel (LPC DMA T*pDMA, DMA CHID T ch)

     Clears a pending error interrupt status for a single DMA channel.

    STATIC INLINE void Chip DMA EnableIntChannel (LPC DMA T*pDMA, DMA CHID T ch)

     Enables a single DMA channel's interrupt used in common DMA interrupt.

    STATIC INLINE void Chip DMA DisableIntChannel (LPC DMA T*pDMA, DMA CHID T ch)

     Disables a single DMA channel's interrupt used in common DMA interrupt.

    STATIC INLINE uint32 t Chip DMA GetEnableIntChannels (LPC DMA T *pDMA)

     Returns all enabled interrupt channels.

    __STATIC_INLINE uint32_t Chip_DMA_GetActiveIntAChannels (LPC_DMA_T *pDMA)

     Returns active A interrupt status for all channels.

    STATIC INLINE void Chip DMA ClearActiveIntAChannel (LPC DMA T*pDMA, DMA CHID T ch)

     Clears active A interrupt status for a single channel.

    __STATIC_INLINE uint32_t Chip_DMA_GetActiveIntBChannels (LPC_DMA_T *pDMA)

     Returns active B interrupt status for all channels.

    __STATIC_INLINE void Chip_DMA_ClearActiveIntBChannel (LPC_DMA_T *pDMA, DMA_CHID_T ch)

     Clears active B interrupt status for a single channel.

    __STATIC_INLINE void Chip_DMA_SetValidChannel (LPC_DMA_T *pDMA, DMA_CHID_T ch)

     Sets the VALIDPENDING control bit for a single channel.

    __STATIC_INLINE void Chip_DMA_SetTrigChannel (LPC_DMA_T *pDMA, DMA_CHID_T ch)

     Sets the TRIG bit for a single channel.

    __STATIC_INLINE void Chip_DMA_AbortChannel (LPC_DMA_T *pDMA, DMA_CHID_T ch)

     Aborts a DMA operation for a single channel.
```

\_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelConfig (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32
 \_\_t cfg)

Setup a DMA channel configuration.

- \_\_STATIC\_INLINE uint32\_t Chip\_DMA\_GetChannelStatus (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)
   Returns channel specific status flags.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransfer (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t cfg)

Setup a DMA channel transfer configuration.

- \_\_STATIC\_INLINE void Chip\_DMA\_SetTranBits (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t mask)
   Set DMA transfer register interrupt bits (safe)
- \_\_STATIC\_INLINE void Chip\_DMA\_ClearTranBits (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t mask)

  Clear DMA transfer register interrupt bits (safe)
- \_\_STATIC\_INLINE void Chip\_DMA\_SetupChannelTransferSize (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, uint32\_t trans)

Update the transfer size in an existing DMA channel transfer configuration.

- \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelValid (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch) Sets a DMA channel configuration as valid.
- \_\_STATIC\_INLINE void Chip\_DMA\_SetChannelInValid (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Sets a DMA channel configuration as invalid.
- \_\_STATIC\_INLINE void Chip\_DMA\_SWTriggerChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch)

  Performs a software trigger of the DMA channel.
- \_\_STATIC\_INLINE bool Chip\_DMA\_SetupTranChannel (LPC\_DMA\_T \*pDMA, DMA\_CHID\_T ch, DMA\_C ← HDESC\_T \*desc)

Sets up a DMA channel with the passed DMA transfer descriptor.

### **Variables**

• DMA CHDESC T Chip DMA Table [MAX DMA CHANNEL]

## 8.15 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_service\_5411x.h File Reference

### **Data Structures**

- struct DMA\_PERIPHERAL\_CONTEXT\_T
- struct DMA DUAL DESCRIPTOR T

### **Typedefs**

typedef void(\* DMA CALLBACK T) (int32 t)

### **Functions**

- void Chip\_DMASERVICE\_Init (DMA\_CHDESC\_T \*base)
   Initialize DMA service.
- void Chip\_DMASERVICE\_Isr (void)

DMA service interrupt handler.

Register callback function.

 void Chip\_DMASERVICE\_SingleBuffer (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, uint32\_t p Mem, uint32\_t length)

Use Single buffer mechanism.

 void Chip DMASERVICE DoubleBuffer (const DMA PERIPHERAL CONTEXT T \*pContext, uint32 t p← Mem, uint32\_t length, DMA\_DUAL\_DESCRIPTOR\_T \*pD)

Use double buffer mechanism.

## C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dmic\_5411x.h File Reference

### **Data Structures**

- struct LPC\_DMIC\_Channel\_Type
- struct LPC\_DMIC\_T
- struct DMIC\_STATISTICS\_T

DMIC statistics structure.

struct DMIC\_CHANNEL\_CONFIG\_T

### **Macros**

- #define DMIC\_FIFO\_ENABLE\_P 0
- #define DMIC FIFO RESETN P 1
- #define DMIC FIFO INTREN P 2
- #define DMIC FIFO DMAEN P3
- #define DMIC\_FIFO\_TLVL\_P 16
- #define DMIC\_FIFO\_ENABLE (1<<DMIC\_FIFO\_ENABLE\_P)
- #define DMIC\_FIFO\_RESETN (1<<DMIC\_FIFO\_RESETN\_P)</li>
- #define DMIC\_FIFO\_INTREN (1<<DMIC\_FIFO\_INTREN\_P)
- #define DMIC\_FIFO\_DMAEN (1<<DMIC\_FIFO\_DMAEN\_P)</li>
- #define DMIC\_FIFO\_INT\_P 0
- #define DMIC FIFO OVERRUN P 1
- #define DMIC FIFO UNDERRUN P 2
- #define DMIC\_FIFO\_INT (1<<DMIC\_FIFO\_INT\_P)</li>
- #define DMIC\_FIFO\_OVERRUN (1<<DMIC\_FIFO\_OVERRUN\_P)</li>
- #define DMIC\_FIFO\_UNDERRUN (1<<DMIC\_FIFO\_UNDERRUN\_P)</li>
- #define DMIC PHY FALL P 0
- #define DMIC PHY HALF P1
- #define DMIC PHY FALL (1<<DMIC PHY FALL P)</li>
- #define DMIC\_PHY\_HALF (1<<DMIC\_PHY\_HALF\_P)</li>
- #define DMIC DCPOLE P 0
- #define DMIC DCGAIN REDUCE P 4
- #define DMIC SATURATE AT16BIT P 8

### **Enumerations**

```
enum OP_MODE_T { DMIC_OP_POLL, DMIC_OP_INTR, DMIC_OP_DMA }
```

- enum STEREO SIDE T { DMIC LEFT = 0, DMIC RIGHT = 1 }
- enum PDM DIV T {

```
DMIC PDM DIV1 = 0, DMIC PDM DIV2 = 1, DMIC PDM DIV3 = 2, DMIC PDM DIV4 = 3,
DMIC PDM DIV6 = 4, DMIC PDM DIV8 = 5, DMIC PDM DIV12 = 6, DMIC PDM DIV16 = 7,
```

DMIC\_PDM\_DIV24 = 8, DMIC\_PDM\_DIV32 = 9, DMIC\_PDM\_DIV48 = 10, DMIC\_PDM\_DIV64 = 11,

DMIC\_PDM\_DIV96 = 12, DMIC\_PDM\_DIV128 = 13 }

- enum COMPENSATION\_T { DMIC\_COMP0\_0 = 0, DMIC\_COMP0\_16 = 1, DMIC\_COMP0\_15 = 2, DMIC←
   \_COMP0\_13 = 3 }
- enum DC\_REMOVAL\_T { DMIC\_DC\_NOREMOVE = 0, DMIC\_DC\_CUT155 = 1, DMIC\_DC\_CUT78 = 2, DMIC\_DC\_CUT39 = 3 }
- enum DMIC\_IO\_T {
   pdm\_dual = 0, pdm\_stereo = 4, pdm\_bypass = 3, pdm\_bypass\_clk0 = 1,
   pdm\_bypass\_clk1 = 2 }

### **Functions**

void Chip\_DMIC\_Init (const CHIP\_SYSCON\_CLOCK\_T clock, const CHIP\_SYSCON\_PERIPH\_RESET\_T reset)

Initialize DMIC interface.

void Chip\_DMIC\_CfgIO (LPC\_DMIC\_T \*pDMIC, DMIC\_IO\_T cfg)

Configure DMIC io.

void Chip\_DMIC\_SetOpMode (LPC\_DMIC\_T \*pDMIC, OP\_MODE\_T mode)

Set DMIC operating mode.

 void Chip\_DMIC\_CfgChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DMIC\_CHANNEL\_CONFIG\_← T \*channel\_cfg)

Configure DMIC channel.

• void Chip\_DMIC\_CfgChannelDc (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DC\_REMOVAL\_T dc\_cut\_level, uint32\_t post\_dc\_gain\_reduce, bool saturate16bit)

Configure DMIC channel DC removal setting.

void Chip\_DMIC\_Use2fs (LPC\_DMIC\_T \*pDMIC, bool use2fs)

Configure Clock scaling.

• void Chip DMIC EnableChannnel (LPC DMIC T \*pDMIC, uint32 t channelmask)

Configure Clock scaling.

void Chip\_DMIC\_FifoChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, uint32\_t trig\_level, uint32\_t enable, uint32\_t resetn)

Configure fifo settings for DMIC channel.

- \_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetStatus (LPC\_DMIC\_T \*pDMIC, uint32\_t channel)
   Get FIFO status.
- \_\_STATIC\_INLINE void Chip\_DMIC\_FifoClearStatus (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, uint32\_
   t mask)

Clear FIFO status.

\_\_STATIC\_INLINE uint32\_t Chip\_DMIC\_FifoGetData (LPC\_DMIC\_T \*pDMIC, uint32\_t channel)
 Get FIFO data.

### **Variables**

- DMA PERIPHERAL CONTEXT T dmic ch0 dma context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_context
- DMA PERIPHERAL CONTEXT T dmic ch0 dma interleaved context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_interleaved\_context

## 8.17 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/error.h File Reference

### **Macros**

- #define offsetof(s, m) (int) &(((s \*) 0)->m)
- #define COMPILE\_TIME\_ASSERT(pred)

### **Enumerations**

enum ErrorCode t {

LPC OK =0, ERR FAILED = -1, ERR TIME OUT = -2, ERR BUSY = -3,

ERR\_ISP\_BASE = 0x00000000, ERR\_ISP\_INVALID\_COMMAND = ERR\_ISP\_BASE + 1, ERR\_ISP\_SR ← C\_ADDR\_ERROR, ERR\_ISP\_DST\_ADDR\_ERROR,

 $\label{eq:count_emp} \mbox{ERR\_ISP\_SRC\_ADDR\_NOT\_MAPPED, ERR\_ISP\_DST\_ADDR\_NOT\_MAPPED, ERR\_ISP\_COUNT\_E \leftarrow RROR, ERR\_ISP\_INVALID\_SECTOR,$ 

ERR\_ISP\_SECTOR\_NOT\_BLANK, ERR\_ISP\_SECTOR\_NOT\_PREPARED\_FOR\_WRITE\_OPERATION, ERR ISP COMPARE ERROR. ERR ISP BUSY.

 $\label{eq:err_isp_addr_not_mapped} \mbox{ERR\_isp\_addr\_not\_mapped, err\_isp\_c} \mbox{$\leftarrow$} \mbox{$\mathsf{MD}$\_LOCKED,}$ 

ERR\_ISP\_INVALID\_CODE, ERR\_ISP\_INVALID\_BAUD\_RATE, ERR\_ISP\_INVALID\_STOP\_BIT, ERR\_IS↔ P CODE READ PROTECTION ENABLED.

ERR\_ISP\_INVALID\_FLASH\_UNIT, ERR\_ISP\_USER\_CODE\_CHECKSUM, ERR\_ISP\_SETTING\_ACTIV← E PARTITION, ERR ISP IRC NO POWER,

ERR\_ISP\_FLASH\_NO\_POWER, ERR\_ISP\_EEPROM\_NO\_POWER, ERR\_ISP\_EEPROM\_NO\_CLOCK, ERR ISP FLASH NO CLOCK,

ERR\_ISP\_REINVOKE\_ISP\_CONFIG, ERR\_API\_BASE = 0x00010000, ERR\_API\_INVALID\_PARAMS = ERR\_API\_BASE + 1, ERR\_API\_INVALID\_PARAM1,

ERR\_API\_INVALID\_PARAM2, ERR\_API\_INVALID\_PARAM3, ERR\_API\_MOD\_INIT, ERR\_SPIFI\_BASE = 0x00020000.

ERR\_SPIFI\_DEVICE\_ERROR = ERR\_SPIFI\_BASE+1, ERR\_SPIFI\_INTERNAL\_ERROR, ERR\_SPIFI\_TI ← MEOUT, ERR SPIFI OPERAND ERROR,

ERR\_SPIFI\_STATUS\_PROBLEM, ERR\_SPIFI\_UNKNOWN\_EXT, ERR\_SPIFI\_UNKNOWN\_ID, ERR\_SP↔ IFI\_UNKNOWN\_TYPE,

ERR\_SPIFI\_UNKNOWN\_MFG, ERR\_SPIFI\_NO\_DEVICE, ERR\_SPIFI\_ERASE\_NEEDED, SEC\_AES\_N↔ O\_ERROR =0,

ERR\_SEC\_AES\_BASE = 0x00030000, ERR\_SEC\_AES\_WRONG\_CMD = ERR\_SEC\_AES\_BASE+1, ER← R\_SEC\_AES\_NOT\_SUPPORTED, ERR\_SEC\_AES\_KEY\_ALREADY\_PROGRAMMED,

ERR\_SEC\_AES\_DMA\_CHANNEL\_CFG, ERR\_SEC\_AES\_DMA\_MUX\_CFG, SEC\_AES\_DMA\_BUSY, E↔ RR USBD BASE = 0x00040000,

ERR\_USBD\_INVALID\_REQ = ERR\_USBD\_BASE + 1, ERR\_USBD\_UNHANDLED, ERR\_USBD\_STALL,
ERR\_USBD\_SEND\_ZLP,

 ${\tt ERR\_USBD\_SEND\_DATA, ERR\_USBD\_BAD\_DESC, ERR\_USBD\_BAD\_CFG\_DESC, ERR\_USBD\_BA} \\ {\tt D \ INTF \ DESC,}$ 

ERR\_USBD\_BAD\_EP\_DESC, ERR\_USBD\_BAD\_MEM\_BUF, ERR\_USBD\_TOO\_MANY\_CLASS\_HDLR, ERR\_CGU\_BASE = 0x00050000,

ERR\_CGU\_NOT\_IMPL =ERR\_CGU\_BASE+1, ERR\_CGU\_INVALID\_PARAM, ERR\_CGU\_INVALID\_SLI← CE, ERR\_CGU\_OUTPUT\_GEN,

ERR\_CGU\_DIV\_SRC, ERR\_CGU\_DIV\_VAL, ERR\_CGU\_SRC, ERR\_I2C\_BASE = 0x00060000,

ERR\_I2C\_BUSY = ERR\_I2C\_BASE, ERR\_I2C\_NAK, ERR\_I2C\_BUFFER\_OVERFLOW, ERR\_I2C\_BYT← E COUNT ERR.

ERR\_I2C\_LOSS\_OF\_ARBRITRATION, ERR\_I2C\_SLAVE\_NOT\_ADDRESSED, ERR\_I2C\_LOSS\_OF\_A⇔ RBRITRATION NAK BIT, ERR I2C GENERAL FAILURE,

 $\label{eq:err_i2C_regs_set_to_default, err_i2C_timeout, err_i2C_buffer_underflow, err\_{} \leftarrow 12C_param,$ 

ERR\_OTP\_BASE = 0x00070000, ERR\_OTP\_WR\_ENABLE\_INVALID = ERR\_OTP\_BASE+1, ERR\_OTP ← SOME\_BITS\_ALREADY\_PROGRAMMED, ERR\_OTP\_ALL\_DATA\_OR\_MASK\_ZERO,

ERR\_OTP\_WRITE\_ACCESS\_LOCKED, ERR\_OTP\_READ\_DATA\_MISMATCH, ERR\_OTP\_USB\_ID\_E  $\leftrightarrow$  NABLED, ERR\_OTP\_ETH\_MAC\_ENABLED,

ERR\_OTP\_AES\_KEYS\_ENABLED, ERR\_OTP\_ILLEGAL\_BANK, ERR\_UART\_BASE = 0x00080000, ER↔ R UART RXD BUSY = ERR UART BASE+1,

ERR\_UART\_TXD\_BUSY, ERR\_UART\_OVERRUN\_FRAME\_PARITY\_NOISE, ERR\_UART\_UNDERRUN, ERR UART PARAM.

ERR\_UART\_BAUDRATE, ERR\_CAN\_BASE = 0x00090000, ERR\_CAN\_BAD\_MEM\_BUF = ERR\_CAN\_↔ BASE+1, ERR\_CAN\_INIT\_FAIL,

 ${\tt ERR\_CANOPEN\_INIT\_FAIL, ERR\_SPIFI\_LITE\_BASE = 0x000A0000, ERR\_SPIFI\_LITE\_INVALID\_ARG} \leftarrow {\tt CANOPEN\_INIT\_FAIL, ERR\_SPIFI\_LITE\_BASE = 0x000A0000, ERR\_SPIFI\_LITE\_INVALID\_ARG} \leftarrow {\tt CANOPEN\_INIT\_FAIL, ERR\_SPIFI\_LITE\_BASE = 0x000A0000, ERR\_SPIFI\_LITE\_INVALID\_ARG} \leftarrow {\tt CANOPEN\_INIT\_FAIL, ERR\_SPIFI\_LITE\_BASE = 0x000A0000, ERR\_SPIFI\_LITE\_INVALID\_ARG}$ 

```
UMENTS = ERR_SPIFI_LITE_BASE+1, ERR_SPIFI_LITE_BUSY,
```

ERR\_SPIFI\_LITE\_MEMORY\_MODE\_ON, ERR\_SPIFI\_LITE\_MEMORY\_MODE\_OFF, ERR\_SPIFI\_LITE ↔ IN DMA, ERR SPIFI LITE NOT IN DMA,

PENDING\_SPIFI\_LITE, ERR\_CLK\_BASE = 0x000B0000, ERR\_CLK\_NOT\_IMPL =ERR\_CLK\_BASE+1, ERR\_CLK\_INVALID\_PARAM,

ERR CLK INVALID SLICE, ERR CLK OUTPUT GEN, ERR CLK DIV SRC, ERR CLK DIV VAL,

ERR\_CLK\_PLL\_FOUT\_TOO\_LARGE, ERR\_CLK\_PLL\_NO\_SOLUTION, ERR\_CLK\_PLL\_MIN\_PCT, ER ← R CLK PLL MAX PCT.

ERR\_CLK\_OSC\_FREQ, ERR\_CLK\_CFG, ERR\_CLK\_TIMEOUT, ERR\_CLK\_BASE\_OFF,

ERR\_CLK\_OFF\_DEADLOCK, ERR\_PWR\_BASE = 0x000C0000, PWR\_ERROR\_ILLEGAL\_MODE =ER ← R\_PWR\_BASE+1, PWR\_ERROR\_CLOCK\_FREQ\_TOO\_HIGH,

PWR\_ERROR\_INVALID\_STATE, PWR\_ERROR\_INVALID\_CFG, PWR\_ERROR\_PVT\_DETECT, ERR\_← DMA\_BASE = 0x000D0000,

ERR\_DMA\_ERROR\_INT =ERR\_DMA\_BASE+1, ERR\_DMA\_CHANNEL\_NUMBER, ERR\_DMA\_CHANN← EL DISABLED, ERR DMA BUSY,

ERR\_DMA\_NOT\_ALIGNMENT, ERR\_DMA\_PING\_PONG\_EN, ERR\_DMA\_CHANNEL\_VALID\_PENDING, ERR\_DMA\_PARAM,

ERR\_DMA\_QUEUE\_EMPTY, ERR\_DMA\_GENERAL, ERR\_SPI\_BASE = 0x000E0000, ERR\_SPI\_BUSY = ERR\_SPI\_BASE,

ERR\_SPI\_RXOVERRUN, ERR\_SPI\_TXUNDERRUN, ERR\_SPI\_SELNASSERT, ERR\_SPI\_SELNDEAS⇔ SERT,

ERR\_SPI\_CLKSTALL, ERR\_SPI\_PARAM, ERR\_SPI\_INVALID\_LENGTH, ERR\_ADC\_BASE = 0x000 ← F0000,

ERR\_ADC\_OVERRUN = ERR\_ADC\_BASE+1, ERR\_ADC\_INVALID\_CHANNEL, ERR\_ADC\_INVALID\_S ← EQUENCE, ERR\_ADC\_INVALID\_SETUP,

ERR\_ADC\_PARAM, ERR\_ADC\_INVALID\_LENGTH, ERR\_ADC\_NO\_POWER, ERR\_DM\_BASE = 0x00100000.

ERR DM NOT ENTERED = ERR DM BASE+1, ERR DM UNKNOWN CMD, ERR DM COMM FAIL }

## 8.17.1 Macro Definition Documentation

8.17.1.1 #define COMPILE\_TIME\_ASSERT( pred )

### Value:

```
switch (0) { \
  case 0: \
  case pred:; }
```

Definition at line 268 of file error.h.

```
8.17.1.2 #define offsetof( s, m) (int) &(((s*) 0)->m)
```

Definition at line 265 of file error.h.

## 8.17.2 Enumeration Type Documentation

## 8.17.2.1 enum ErrorCode t

Error code returned by Boot ROM drivers/library functions

Error codes are a 32-bit value with:

• The 16 MSB contains the peripheral code number

The 16 LSB contains an error code number associated to that peripheral

#### Enumerator

LPC\_OK 0x00000000 enum value returned on Success

ERR\_FAILED 0xFFFFFFFF enum value returned on general failure

ERR\_TIME\_OUT 0xFFFFFFE enum value returned on general timeout

ERR\_BUSY 0xFFFFFFD enum value returned when resource is busy

ERR ISP BASE

ERR ISP INVALID COMMAND

ERR ISP SRC ADDR ERROR

ERR\_ISP\_DST\_ADDR\_ERROR

ERR\_ISP\_SRC\_ADDR\_NOT\_MAPPED

ERR\_ISP\_DST\_ADDR\_NOT\_MAPPED

ERR\_ISP\_COUNT\_ERROR

ERR\_ISP\_INVALID\_SECTOR

ERR\_ISP\_SECTOR\_NOT\_BLANK

ERR\_ISP\_SECTOR\_NOT\_PREPARED\_FOR\_WRITE\_OPERATION

ERR\_ISP\_COMPARE\_ERROR

ERR\_ISP\_BUSY

ERR\_ISP\_PARAM\_ERROR

ERR\_ISP\_ADDR\_ERROR

ERR\_ISP\_ADDR\_NOT\_MAPPED

ERR\_ISP\_CMD\_LOCKED

ERR\_ISP\_INVALID\_CODE

ERR ISP INVALID BAUD RATE

ERR ISP INVALID STOP BIT

ERR\_ISP\_CODE\_READ\_PROTECTION\_ENABLED

ERR\_ISP\_INVALID\_FLASH\_UNIT

ERR\_ISP\_USER\_CODE\_CHECKSUM

ERR\_ISP\_SETTING\_ACTIVE\_PARTITION

ERR\_ISP\_IRC\_NO\_POWER

ERR\_ISP\_FLASH\_NO\_POWER

ERR\_ISP\_EEPROM\_NO\_POWER

ERR\_ISP\_EEPROM\_NO\_CLOCK

ERR\_ISP\_FLASH\_NO\_CLOCK

ERR\_ISP\_REINVOKE\_ISP\_CONFIG

ERR API BASE

ERR\_API\_INVALID\_PARAMS 0x00010001 Invalid parameters

ERR\_API\_INVALID\_PARAM1 0x00010002 PARAM1 is invalid

ERR\_API\_INVALID\_PARAM2 0x00010003 PARAM2 is invalid

ERR\_API\_INVALID\_PARAM3 0x00010004 PARAM3 is invalid

ERR\_API\_MOD\_INIT 0x00010005 API is called before module init

ERR\_SPIFI\_BASE

ERR SPIFI DEVICE ERROR

ERR\_SPIFI\_INTERNAL\_ERROR

ERR\_SPIFI\_TIMEOUT

ERR\_SPIFI\_OPERAND\_ERROR

ERR\_SPIFI\_STATUS\_PROBLEM

ERR\_SPIFI\_UNKNOWN\_EXT

ERR\_SPIFI\_UNKNOWN\_ID

ERR\_SPIFI\_UNKNOWN\_TYPE

ERR\_SPIFI\_UNKNOWN\_MFG

ERR\_SPIFI\_NO\_DEVICE

ERR\_SPIFI\_ERASE\_NEEDED

SEC AES NO ERROR

ERR\_SEC\_AES\_BASE

ERR SEC AES WRONG CMD

ERR\_SEC\_AES\_NOT\_SUPPORTED

ERR\_SEC\_AES\_KEY\_ALREADY\_PROGRAMMED

ERR SEC AES DMA CHANNEL CFG

ERR\_SEC\_AES\_DMA\_MUX\_CFG

SEC\_AES\_DMA\_BUSY

ERR\_USBD\_BASE

ERR\_USBD\_INVALID\_REQ 0x00040001 invalid request

ERR\_USBD\_UNHANDLED 0x00040002 Callback did not process the event

ERR\_USBD\_STALL 0x00040003 Stall the endpoint on which the call back is called

ERR\_USBD\_SEND\_ZLP 0x00040004 Send ZLP packet on the endpoint on which the call back is called

ERR\_USBD\_SEND\_DATA 0x00040005 Send data packet on the endpoint on which the call back is called

ERR\_USBD\_BAD\_DESC 0x00040006 Bad descriptor

ERR\_USBD\_BAD\_CFG\_DESC 0x00040007 Bad config descriptor

ERR\_USBD\_BAD\_INTF\_DESC 0x00040008 Bad interface descriptor

ERR\_USBD\_BAD\_EP\_DESC 0x00040009 Bad endpoint descriptor

ERR USBD BAD MEM BUF 0x0004000a Bad alignment of buffer passed.

ERR\_USBD\_TOO\_MANY\_CLASS\_HDLR 0x0004000b Too many class handlers.

ERR\_CGU\_BASE

ERR\_CGU\_NOT\_IMPL

ERR\_CGU\_INVALID\_PARAM

ERR\_CGU\_INVALID\_SLICE

ERR\_CGU\_OUTPUT\_GEN

ERR\_CGU\_DIV\_SRC

ERR\_CGU\_DIV\_VAL

ERR CGU SRC

ERR\_I2C\_BASE

ERR\_I2C\_BUSY

ERR\_I2C\_NAK

ERR\_I2C\_BUFFER\_OVERFLOW

ERR\_I2C\_BYTE\_COUNT\_ERR

ERR\_I2C\_LOSS\_OF\_ARBRITRATION

ERR\_I2C\_SLAVE\_NOT\_ADDRESSED

ERR\_I2C\_LOSS\_OF\_ARBRITRATION\_NAK\_BIT

ERR\_I2C\_GENERAL\_FAILURE

ERR\_I2C\_REGS\_SET\_TO\_DEFAULT

ERR\_I2C\_TIMEOUT

ERR\_I2C\_BUFFER\_UNDERFLOW

ERR\_I2C\_PARAM

ERR\_OTP\_BASE

ERR\_OTP\_WR\_ENABLE\_INVALID

ERR\_OTP\_SOME\_BITS\_ALREADY\_PROGRAMMED

ERR\_OTP\_ALL\_DATA\_OR\_MASK\_ZERO

ERR OTP WRITE ACCESS LOCKED

ERR\_OTP\_READ\_DATA\_MISMATCH

ERR\_OTP\_USB\_ID\_ENABLED

ERR\_OTP\_ETH\_MAC\_ENABLED

ERR\_OTP\_AES\_KEYS\_ENABLED

ERR OTP ILLEGAL BANK

ERR\_UART\_BASE

ERR\_UART\_RXD\_BUSY

ERR\_UART\_TXD\_BUSY

ERR\_UART\_OVERRUN\_FRAME\_PARITY\_NOISE

ERR\_UART\_UNDERRUN

ERR\_UART\_PARAM

ERR\_UART\_BAUDRATE

ERR CAN BASE

ERR\_CAN\_BAD\_MEM\_BUF

ERR\_CAN\_INIT\_FAIL

ERR\_CANOPEN\_INIT\_FAIL

ERR\_SPIFI\_LITE\_BASE

ERR\_SPIFI\_LITE\_INVALID\_ARGUMENTS

ERR\_SPIFI\_LITE\_BUSY

ERR\_SPIFI\_LITE\_MEMORY\_MODE\_ON

ERR\_SPIFI\_LITE\_MEMORY\_MODE\_OFF

ERR\_SPIFI\_LITE\_IN\_DMA

ERR\_SPIFI\_LITE\_NOT\_IN\_DMA

PENDING\_SPIFI\_LITE

ERR\_CLK\_BASE

ERR\_CLK\_NOT\_IMPL

ERR CLK INVALID PARAM

ERR\_CLK\_INVALID\_SLICE

ERR\_CLK\_OUTPUT\_GEN

ERR\_CLK\_DIV\_SRC

ERR\_CLK\_DIV\_VAL

ERR\_CLK\_SRC

ERR\_CLK\_PLL\_FIN\_TOO\_SMALL

ERR\_CLK\_PLL\_FIN\_TOO\_LARGE

ERR\_CLK\_PLL\_FOUT\_TOO\_SMALL

ERR\_CLK\_PLL\_FOUT\_TOO\_LARGE

ERR\_CLK\_PLL\_NO\_SOLUTION

ERR\_CLK\_PLL\_MIN\_PCT

ERR\_CLK\_PLL\_MAX\_PCT

ERR\_CLK\_OSC\_FREQ

ERR\_CLK\_CFG

ERR\_CLK\_TIMEOUT

ERR\_CLK\_BASE\_OFF

ERR\_CLK\_OFF\_DEADLOCK

ERR\_PWR\_BASE

PWR\_ERROR\_ILLEGAL\_MODE

PWR\_ERROR\_CLOCK\_FREQ\_TOO\_HIGH

PWR\_ERROR\_INVALID\_STATE

PWR\_ERROR\_INVALID\_CFG

PWR\_ERROR\_PVT\_DETECT

ERR\_DMA\_BASE

ERR\_DMA\_ERROR\_INT

ERR\_DMA\_CHANNEL\_NUMBER

ERR\_DMA\_CHANNEL\_DISABLED

ERR\_DMA\_BUSY

ERR DMA NOT ALIGNMENT

ERR\_DMA\_PING\_PONG\_EN

ERR\_DMA\_CHANNEL\_VALID\_PENDING

ERR\_DMA\_PARAM

ERR\_DMA\_QUEUE\_EMPTY

ERR\_DMA\_GENERAL

ERR\_SPI\_BASE

ERR\_SPI\_BUSY

ERR\_SPI\_RXOVERRUN

ERR\_SPI\_TXUNDERRUN

ERR\_SPI\_SELNASSERT

ERR\_SPI\_SELNDEASSERT

ERR\_SPI\_CLKSTALL

ERR\_SPI\_PARAM

ERR\_SPI\_INVALID\_LENGTH

ERR\_ADC\_BASE

ERR\_ADC\_OVERRUN

ERR\_ADC\_INVALID\_CHANNEL

ERR\_ADC\_INVALID\_SEQUENCE

ERR\_ADC\_INVALID\_SETUP

ERR\_ADC\_PARAM

ERR\_ADC\_INVALID\_LENGTH

ERR\_ADC\_NO\_POWER

ERR\_DM\_BASE

ERR\_DM\_NOT\_ENTERED

ERR\_DM\_UNKNOWN\_CMD

ERR\_DM\_COMM\_FAIL

Definition at line 46 of file error.h.

## 8.18 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/flexcomm\_5411x.h File Reference

```
#include "cmsis.h"
```

### **Macros**

- #define FLEXCOMM\_LOCK (1 << 3)
  - FlexCOMM PSEL register bits.
- #define FLEXCOMM\_ID\_USART (1 << 4)
- #define FLEXCOMM\_ID\_SPI (1 << 5)</li>
- #define FLEXCOMM ID I2C (1 << 6)</li>
- #define FLEXCOMM ID I2S (1 << 7)</li>
- #define ERR FLEXCOMM FUNCNOTSUPPORTED -1

Flexcomm error and offset values.

- #define ERR FLEXCOMM NOTFREE -2
- #define ERR FLEXCOMM INVALIDBASE -3
- #define FLEXCOMM PSEL OFFSET 0xFF8

## **Typedefs**

typedef void LPC\_FLEXCOMM\_T

### **Enumerations**

enum FLEXCOMM\_PERIPH\_T {
 FLEXCOMM\_PERIPH\_NONE, FLEXCOMM\_PERIPH\_USART, FLEXCOMM\_PERIPH\_SPI, FLEXCOMM
 \_PERIPH\_I2C,
 FLEXCOMM\_PERIPH\_I2S\_TX, FLEXCOMM\_PERIPH\_I2S\_RX }

FLEXCOMM Peripheral functions.

### **Functions**

• \_\_STATIC\_INLINE FLEXCOMM\_PERIPH\_T Chip\_FLEXCOMM\_GetFunc (LPC\_FLEXCOMM\_T \*pFCO← MM)

Get currently enabled FLEXCOMM function.

• \_\_STATIC\_INLINE int Chip\_FLEXCOMM\_IsLocked (LPC\_FLEXCOMM\_T \*pFCOMM)

Checks if given FLEXCOMM is locked to a function.

• \_\_STATIC\_INLINE void Chip\_FLEXCOMM\_Lock (LPC\_FLEXCOMM\_T \*pFCOMM)

Lock FLEXCOMM to a function.

int Chip\_FLEXCOMM\_SetPeriph (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph, int lock)

Set FLEXCOMM to a peripheral function.

int Chip\_FLEXCOMM\_GetIndex (LPC\_FLEXCOMM\_T \*pFCOMM)

Get index of the FLEXCOMM corresponding to the given base address.

int Chip\_FLEXCOMM\_Init (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph)

Initialize FlexCOMM and associate it with a given peripheral.

void Chip\_FLEXCOMM\_DeInit (LPC\_FLEXCOMM\_T \*pFCOMM)

Uninitialize the FlexCOMM.

## 8.19 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/fpu\_init.h File Reference

### **Functions**

void fpulnit (void)

Early initialization of the FPU.

## 8.20 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/gpio\_5411x.h File Reference

### **Data Structures**

struct LPC GPIO T

GPIO port register block structure.

### **Functions**

- \_\_STATIC\_INLINE void Chip\_GPIO\_Init (LPC\_GPIO\_T \*pGPIO)
   Initialize GPIO block.
- \_\_STATIC\_INLINE void Chip\_GPIO\_DeInit (LPC\_GPIO\_T \*pGPIO)
   De-Initialize GPIO block.
- \_\_STATIC\_INLINE void Chip\_GPIO\_WritePortBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin, bool setting)

Set a GPIO port/pin state.

\_\_STATIC\_INLINE void Chip\_GPIO\_SetPinState (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin, bool set-ting)

Set a GPIO pin state via the GPIO byte register.

- \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadPortBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin)

  Read a GPIO pin state via the GPIO byte register.
- \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinState (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin)

  Get a GPIO pin state via the GPIO byte register.
- \_\_STATIC\_INLINE void Chip\_GPIO\_WriteDirBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t pin, bool setting)

Set GPIO direction for a single GPIO pin.

- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIROutput (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin)

  Set GPIO direction for a single GPIO pin to an output.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIRInput (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set GPIO direction for a single GPIO pin to an input.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin, bool output) Set GPIO direction for a single GPIO pin.
- \_\_STATIC\_INLINE bool Chip\_GPIO\_ReadDirBit (LPC\_GPIO\_T \*pGPIO, uint32\_t port, uint8\_t bit)
   Read a GPIO direction (out or in)
- \_\_STATIC\_INLINE bool Chip\_GPIO\_GetPinDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Get GPIO direction for a single GPIO pin.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetDir (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue, uint8\_t out)

Set Direction for a GPIO port.

 \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIROutput (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pin← Mask)

Set GPIO direction for a all selected GPIO pins to an output.

Set GPIO direction for a all selected GPIO pins to an input.

\_\_STATIC\_INLINE void Chip\_GPIO\_SetPortDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pinMask, bool outSet)

Set GPIO direction for a all selected GPIO pins to an input or output.

- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortDIR (LPC\_GPIO\_T \*pGPIO, uint8\_t port)
   Get GPIO direction for a all GPIO pins.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortMask (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t mask)

  Set GPIO port mask value for GPIO masked read and write.
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortMask (LPC\_GPIO\_T \*pGPIO, uint8\_t port)

  Get GPIO port mask value used for GPIO masked read and write.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t value)

  Set all GPIO raw pin states (regardless of masking)
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port)

  Get all GPIO raw pin states (regardless of masking)
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetMaskedPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_
   t value)

Set all GPIO pin states, but mask via the MASKP0 register.

- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_GetMaskedPortValue (LPC\_GPIO\_T \*pGPIO, uint8\_t port)

  Get all GPIO pin statesm but mask via the MASKP0 register.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue) Set a GPIO port/bit to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutHigh (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins)

  Set selected GPIO output pins to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutHigh (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set an individual GPIO output pin to the high state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_ClearValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum, uint32\_t bitValue) Set a GPIO port/bit to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortOutLow (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins) Set selected GPIO output pins to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinOutLow (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin) Set an individual GPIO output pin to the low state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPortToggle (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint32\_t pins)
   Toggle selected GPIO output pins to the opposite state.
- \_\_STATIC\_INLINE void Chip\_GPIO\_SetPinToggle (LPC\_GPIO\_T \*pGPIO, uint8\_t port, uint8\_t pin)

  Toggle an individual GPIO output pin to the opposite state.
- \_\_STATIC\_INLINE uint32\_t Chip\_GPIO\_ReadValue (LPC\_GPIO\_T \*pGPIO, uint8\_t portNum)

  Read current bit states for the selected port.

## 8.21 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/gpiogroup\_5411x.h File Reference

### **Data Structures**

struct LPC\_GPIOGROUPINT\_T
 GPIO grouped interrupt register block structure.

### **Macros**

- #define GPIOGR INT (1 << 0)</li>
- #define GPIOGR COMB (1 << 1)</li>
- #define GPIOGR\_TRIG (1 << 2)

### **Functions**

- \_\_STATIC\_INLINE void Chip\_GPIOGP\_Init (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT)
   Initialize GPIO group interrupt block.
- \_\_STATIC\_INLINE void Chip\_GPIOGP\_DeInit (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT)

De-Initialize GPIO group interrupt block.

\_\_STATIC\_INLINE void Chip\_GPIOGP\_ClearIntStatus (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_←
t group)

Clear interrupt pending status for the selected group.

• \_\_STATIC\_INLINE bool Chip\_GPIOGP\_GetIntStatus (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_← t group)

Returns current GPIO group inetrrupt pending status.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectOrMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_← t group)

Selected GPIO group functionality for trigger on any pin in group (OR mode)

\_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectAndMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8
 —t group)

Selected GPIO group functionality for trigger on all matching pins in group (AND mode)

 \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectEdgeMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN← T, uint8\_t group)

Selected GPIO group functionality edge trigger mode.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLevelMode (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8\_t group)

Selected GPIO group functionality level trigger mode.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectLowLevel (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Set selected pins for the group and port to low level trigger.

\_\_STATIC\_INLINE void Chip\_GPIOGP\_SelectHighLevel (LPC\_GPIOGROUPINT\_T \*pGPIOGPINT, uint8
 —t group, uint8\_t port, uint32\_t pinMask)

Set selected pins for the group and port to high level trigger.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_DisableGroupPins (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Disabled selected pins for the group interrupt.

• \_\_STATIC\_INLINE void Chip\_GPIOGP\_EnableGroupPins (LPC\_GPIOGROUPINT\_T \*pGPIOGPIN ← T, uint8\_t group, uint8\_t port, uint32\_t pinMask)

Enable selected pins for the group interrupt.

## 8.22 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2c\_common\_5411x.h File Reference

## Macros

- #define I2C\_CFG\_MSTEN (1 << 0)
- #define I2C\_CFG\_SLVEN (1 << 1)</li>
- #define I2C\_CFG\_MONEN (1 << 2)
- #define I2C CFG TIMEOUTEN (1 << 3)
- #define I2C\_CFG\_MONCLKSTR (1 << 4)</li>
- #define I2C\_CFG\_MASK ((uint32\_t) 0x1F)
- #define I2C\_STAT\_MSTPENDING (1 << 0)
- #define I2C STAT MSTSTATE (0x7 << 1)</li>
- #define I2C STAT MSTRARBLOSS (1 << 4)
- #define I2C STAT MSTSTSTPERR (1 << 6)</li>
- #define I2C\_STAT\_SLVPENDING (1 << 8)</li>

```
    #define I2C_STAT_SLVSTATE (0x3 << 9)</li>
```

- #define I2C\_STAT\_SLVNOTSTR (1 << 11)</li>
- #define I2C\_STAT\_SLVIDX (0x3 << 12)</li>
- #define I2C STAT SLVSEL (1 << 14)
- #define I2C STAT SLVDESEL (1 << 15)</li>
- #define I2C\_STAT\_MONRDY (1 << 16)</li>
- #define I2C STAT MONOV (1 << 17)</li>
- #define I2C\_STAT\_MONACTIVE (1 << 18)</li>
- #define I2C\_STAT\_MONIDLE (1 << 19)</li>
- #define I2C STAT EVENTTIMEOUT (1 << 24)</li>
- #define I2C\_STAT\_SCLTIMEOUT (1 << 25)</li>
- #define I2C STAT MSTCODE IDLE (0)
- #define I2C\_STAT\_MSTCODE\_RXREADY (1)
- #define I2C STAT MSTCODE TXREADY (2)
- #define I2C\_STAT\_MSTCODE\_NACKADR (3)
- #define I2C STAT MSTCODE NACKDAT (4)
- #define I2C STAT SLVCODE ADDR (0)
- #define I2C\_STAT\_SLVCODE\_RX (1)
- #define I2C\_STAT\_SLVCODE\_TX (2)
- #define I2C\_INTENSET\_MSTPENDING (1 << 0)
- #define I2C\_INTENSET\_MSTRARBLOSS (1 << 4)</li>
- #define I2C\_INTENSET\_MSTSTSTPERR (1 << 6)
- #define I2C INTENSET SLVPENDING (1 << 8)</li>
- #define I2C\_INTENSET\_SLVNOTSTR (1 << 11)</li>
- #define I2C INTENSET SLVDESEL (1 << 15)</li>
- #define I2C\_INTENSET\_MONRDY (1 << 16)</li>
- #define I2C\_INTENSET\_MONOV (1 << 17)</li>
- #define I2C INTENSET MONIDLE (1 << 19)
- #define I2C INTENSET EVENTTIMEOUT (1 << 24)</li>
- #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)</li>
- #define I2C\_INTENCLR\_MSTPENDING (1 << 0)</li>
- #define I2C INTENCLR MSTRARBLOSS (1 << 4)</li>
- #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)</li>
- #define I2C\_INTENCLR\_SLVPENDING (1 << 8)
- #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)</li>
- #define I2C\_INTENCLR\_SLVDESEL (1 << 15)</li>
   #define I2C\_INTENCLR\_MONRPY (1 << 16)</li>
- #define I2C\_INTENCLR\_MONRDY (1 << 16)</li>
- #define I2C\_INTENCLR\_MONOV (1 << 17)</li>
  #define I2C\_INTENCLR\_MONIDLE (1 << 19)</li>
- #define I2C INTENCLR EVENTTIMEOUT (1 << 24)
- #dcinic izo\_nvreivoert\_evervriniveoor (1 < 2
- #define I2C\_INTENCLR\_SCLTIMEOUT (1 << 25)</li>
- #define I2C\_TIMEOUT\_VAL(n) (((uint32\_t) ((n) 1) & 0xFFF0) | 0x000F)
- #define I2C\_INTSTAT\_MSTPENDING (1 << 0)</li>
- #define I2C\_INTSTAT\_MSTRARBLOSS (1 << 4)</li>
- #define I2C\_INTSTAT\_MSTSTSTPERR (1 << 6)
- #define I2C INTSTAT SLVPENDING (1 << 8)
- #define I2C\_INTSTAT\_SLVNOTSTR (1 << 11)
- #define I2C\_INTSTAT\_SLVDESEL (1 << 15)</li>
- #define I2C\_INTSTAT\_MONRDY (1 << 16)</li>
- #define I2C\_INTSTAT\_MONOV (1 << 17)</li>
- #define I2C INTSTAT MONIDLE (1 << 19)</li>
- #define I2C\_INTSTAT\_EVENTTIMEOUT (1 << 24)</li>
- #define I2C INTSTAT SCLTIMEOUT (1 << 25)</li>
- #define I2C MSTCTL MSTCONTINUE (1 << 0)</li>
- #define I2C\_MSTCTL\_MSTSTART (1 << 1)

```
    #define I2C_MSTCTL_MSTSTOP (1 << 2)</li>

    #define I2C_MSTCTL_MSTDMA (1 << 3)</li>

    #define I2C_MSTTIME_MSTSCLLOW (0x07 << 0)</li>

    #define I2C_MSTTIME_MSTSCLHIGH (0x07 << 4)</li>

    #define I2C MSTDAT DATAMASK ((uint32 t) 0x00FF << 0)</li>

    #define I2C_SLVCTL_SLVCONTINUE (1 << 0)</li>

    #define I2C SLVCTL SLVNACK (1 << 1)</li>

    #define I2C_SLVCTL_SLVDMA (1 << 3)</li>

    #define I2C_SLVDAT_DATAMASK ((uint32_t) 0x00FF << 0)</li>

    #define I2C SLVADR SADISABLE (1 << 0)</li>

    #define I2C SLVADR SLVADR (0x7F << 1)</li>

    #define I2C SLVADR MASK ((uint32 t) 0x00FF)

    #define I2C_SLVQUAL_QUALMODE0 (1 << 0)</li>

    #define I2C SLVQUAL SLVQUAL0 (0x7F << 1)</li>

    #define I2C_MONRXDAT_DATA (0xFF << 0)</li>

    #define I2C MONRXDAT MONSTART (1 << 8)</li>

    #define I2C MONRXDAT MONRESTART (1 << 9)</li>

    #define I2C MONRXDAT MONNACK (1 << 10)</li>

    #define I2C_CFG_MSTEN (1 << 0)</li>

    #define I2C_CFG_SLVEN (1 << 1)</li>

    #define I2C_CFG_MONEN (1 << 2)</li>

    #define I2C_CFG_TIMEOUTEN (1 << 3)</li>

    #define I2C CFG MONCLKSTR (1 << 4)</li>

    #define I2C_CFG_MASK ((uint32_t) 0x1F)

    #define I2C STAT MSTPENDING (1 << 0)</li>

    #define I2C_STAT_MSTSTATE (0x7 << 1)</li>

    #define I2C_STAT_MSTRARBLOSS (1 << 4)</li>

    #define I2C STAT MSTSTSTPERR (1 << 6)</li>

    #define I2C STAT SLVPENDING (1 << 8)</li>

    #define I2C_STAT_SLVSTATE (0x3 << 9)</li>

    #define I2C_STAT_SLVNOTSTR (1 << 11)</li>

    #define I2C STAT SLVIDX (0x3 << 12)</li>

• #define I2C_STAT_SLVSEL (1 << 14)

    #define I2C STAT SLVDESEL (1 << 15)</li>

    #define I2C STAT MONRDY (1 << 16)</li>

    #define I2C STAT MONOV (1 << 17)</li>

    #define I2C STAT MONACTIVE (1 << 18)</li>

    #define I2C_STAT_MONIDLE (1 << 19)</li>

    #define I2C_STAT_EVENTTIMEOUT (1 << 24)</li>

    #define I2C STAT SCLTIMEOUT (1 << 25)</li>

    #define I2C STAT MSTCODE IDLE (0)

    #define I2C_STAT_MSTCODE_RXREADY (1)

    #define I2C STAT MSTCODE TXREADY (2)

    #define I2C_STAT_MSTCODE_NACKADR (3)

    #define I2C_STAT_MSTCODE_NACKDAT (4)

• #define I2C STAT SLVCODE ADDR (0)
• #define I2C STAT SLVCODE RX (1)

    #define I2C_STAT_SLVCODE_TX (2)

    #define I2C_INTENSET_MSTPENDING (1 << 0)</li>

    #define I2C_INTENSET_MSTRARBLOSS (1 << 4)</li>

    #define I2C INTENSET MSTSTSTPERR (1 << 6)</li>

• #define I2C_INTENSET_SLVPENDING (1 << 8)

    #define I2C INTENSET SLVNOTSTR (1 << 11)</li>

    #define I2C INTENSET SLVDESEL (1 << 15)</li>
```

#define I2C\_INTENSET\_MONRDY (1 << 16)</li>

```
    #define I2C_INTENSET_MONOV (1 << 17)</li>
```

- #define I2C\_INTENSET\_MONIDLE (1 << 19)</li>
- #define I2C\_INTENSET\_EVENTTIMEOUT (1 << 24)
- #define I2C\_INTENSET\_SCLTIMEOUT (1 << 25)</li>
- #define I2C INTENCLR MSTPENDING (1 << 0)</li>
- #define I2C\_INTENCLR\_MSTRARBLOSS (1 << 4)
- #define I2C\_INTENCLR\_MSTSTSTPERR (1 << 6)</li>
- #define I2C INTENCLR SLVPENDING (1 << 8)
- #define I2C\_INTENCLR\_SLVNOTSTR (1 << 11)
- #define I2C\_INTENCLR\_SLVDESEL (1 << 15)</li>
- #define I2C\_INTENCLR\_MONRDY (1 << 16)</li>
- #define I2C\_INTENCLR\_MONOV (1 << 17)</li>
- #define I2C\_INTENCLR\_MONIDLE (1 << 19)
- #define I2C\_INTENCLR\_EVENTTIMEOUT (1 << 24)</li>
- #define I2C\_INTENCLR\_SCLTIMEOUT (1 << 25)</li>
- #define I2C TIMEOUT VAL(n) (((uint32 t) ((n) 1) & 0xFFF0) | 0x000F)
- #define I2C\_INTSTAT\_MSTPENDING (1 << 0)</li>
- #define I2C\_INTSTAT\_MSTRARBLOSS (1 << 4)
- #define I2C INTSTAT MSTSTSTPERR (1 << 6)</li>
- #define I2C\_INTSTAT\_SLVPENDING (1 << 8)</li>
- #define I2C\_INTSTAT\_SLVNOTSTR (1 << 11)
- #define I2C INTSTAT SLVDESEL (1 << 15)</li>
- #define I2C\_INTSTAT\_MONRDY (1 << 16)</li>
- #define I2C INTSTAT MONOV (1 << 17)</li>
- #define I2C INTSTAT MONIDLE (1 << 19)</li>
- #define I2C\_INTSTAT\_EVENTTIMEOUT (1 << 24)
- #define I2C INTSTAT SCLTIMEOUT (1 << 25)</li>
- #define I2C\_MSTCTL\_MSTCONTINUE (1 << 0)</li>
- #define I2C\_MSTCTL\_MSTSTART (1 << 1)
- #define I2C\_MSTCTL\_MSTSTOP (1 << 2)</li>
- #define I2C\_MSTCTL\_MSTDMA (1 << 3)</li>
- #define I2C MSTTIME MSTSCLLOW (0x07 << 0)</li>
- #define I2C\_MSTTIME\_MSTSCLHIGH (0x07 << 4)</li>
- #define I2C\_MSTDAT\_DATAMASK ((uint32\_t) 0x00FF << 0)</li>
- #define I2C\_SLVCTL\_SLVCONTINUE (1 << 0)</li>
- #define I2C SLVCTL SLVNACK (1 << 1)</li>
- #define I2C\_SLVCTL\_SLVDMA (1 << 3)</li>
- #define I2C\_SLVDAT\_DATAMASK ((uint32\_t) 0x00FF << 0)</li>
- #define I2C SLVADR SADISABLE (1 << 0)</li>
- #define I2C SLVADR SLVADR (0x7F << 1)</li>
- #define I2C SLVADR MASK ((uint32 t) 0x00FF)
- #define I2C SLVQUAL QUALMODE0 (1 << 0)</li>
- #define I2C\_SLVQUAL\_SLVQUAL0 (0x7F << 1)
- #define I2C\_MONRXDAT\_DATA (0xFF << 0)</li>
- #define I2C\_MONRXDAT\_MONSTART (1 << 8)</li>
- #define I2C\_MONRXDAT\_MONRESTART (1 << 9)</li>
- #define I2C\_MONRXDAT\_MONNACK (1 << 10)</li>

### **Functions**

static INLINE uint32\_t Chip\_I2C\_GetPendingInt (LPC\_I2C\_T \*pI2C)

### **Variables**

I2C register block structure. IO uint32 t INTENSET O uint32 t INTENCLR • \_\_IO uint32\_t TIMEOUT \_\_IO uint32\_t CLKDIV \_\_IO uint32\_t INTSTAT \_\_I uint32\_t RESERVED0 • \_\_IO uint32\_t MSTCTL • \_\_IO uint32\_t MSTTIME \_\_IO uint32\_t MSTDAT \_\_IO uint32\_t RESERVED1 [5] \_\_IO uint32\_t SLVCTL • \_\_IO uint32\_t SLVDAT \_\_IO uint32\_t SLVADR [4] \_\_IO uint32\_t SLVQUAL0 • \_\_IO uint32\_t RESERVED2 [9] \_\_I uint32\_t MONRXDAT \_\_IO uint32\_t PSELID I uint32 t PID

\_\_IO uint32\_t STAT

Returns pending I2C Interrupts.

# 8.23 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2cm\_5411x.h File Reference

```
#include "chip.h"
```

LPC\_I2C\_T

### **Data Structures**

struct I2CM\_XFER\_T

Master transfer data structure definitions.

### **Macros**

```
• #define I2CM STATUS OK 0x00
```

- #define I2CM\_STATUS\_ERROR 0x01
- #define I2CM STATUS NAK ADR 0x02
- #define I2CM\_STATUS\_BUS\_ERROR 0x03
- #define I2CM STATUS NAK DAT 0x04
- #define I2CM STATUS ARBLOST 0x05
- #define I2CM STATUS BUSY 0xFF

### **Functions**

```
    static INLINE void Chip_I2CM_SetDutyCycle (LPC_I2C_T *pI2C, uint16_t scIH, uint16_t scIL)
    Sets HIGH and LOW duty cycle registers.
```

void Chip I2CM SetBusSpeed (LPC I2C T\*pI2C, uint32 t busSpeed)

Set up bus speed for LPC\_I2C controller.

static INLINE void Chip\_I2CM\_Enable (LPC\_I2C\_T \*pI2C)

Enable I2C Master interface.

• static INLINE void Chip\_I2CM\_Disable (LPC\_I2C\_T \*pI2C)

Disable I2C Master interface.

static INLINE uint32\_t Chip\_I2CM\_GetStatus (LPC\_I2C\_T \*pI2C)

Get I2C Status.

• static INLINE void Chip\_I2CM\_ClearStatus (LPC\_I2C\_T \*pI2C, uint32\_t clrStatus)

Clear I2C status bits (master)

static INLINE bool Chip\_I2CM\_IsMasterPending (LPC\_I2C\_T \*pI2C)

Check if I2C Master is pending.

static INLINE uint32\_t Chip\_I2CM\_GetMasterState (LPC\_I2C\_T \*pI2C)

Get current state of the I2C Master.

static INLINE void Chip\_I2CM\_SendStart (LPC\_I2C\_T \*pI2C)

Transmit START or Repeat-START signal on I2C bus.

static INLINE void Chip\_I2CM\_SendStop (LPC\_I2C\_T \*pI2C)

Transmit STOP signal on I2C bus.

static INLINE void Chip\_I2CM\_MasterContinue (LPC\_I2C\_T \*pI2C)

Master Continue transfer operation.

static INLINE void Chip\_I2CM\_WriteByte (LPC\_I2C\_T \*pI2C, uint8\_t data)

Transmit a single data byte through the I2C peripheral (master)

static INLINE uint8\_t Chip\_I2CM\_ReadByte (LPC\_I2C\_T \*pI2C)

Read a single byte data from the I2C peripheral (master)

uint32\_t Chip\_I2CM\_XferHandler (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transfer state change handler.

void Chip I2CM Xfer (LPC I2C T\*pI2C, I2CM XFER T\*xfer)

Transmit and Receive data in master mode.

uint32\_t Chip\_I2CM\_XferBlocking (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transmit and Receive data in master mode.

## 8.24 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2cs\_5411x.h File Reference

```
#include "i2c_common_5411x.h"
```

### **Data Structures**

struct I2CS XFER T

## **Typedefs**

typedef void(\* I2CSlaveXferStart) (uint8\_t addr)

I2C slave service start callback This callback is called from the I2C slave handler when an I2C slave address is received and needs servicing. It's used to indicate the start of a slave transfer that will happen on the slave bus.

typedef uint8\_t(\* I2CSlaveXferSend) (uint8\_t \*data)

I2C slave send data callback This callback is called from the I2C slave handler when an I2C slave address needs data to send.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return I2C\_S← LVCTL\_SLVDMA to the caller.

typedef uint8\_t(\* I2CSlaveXferRecv) (uint8\_t data)

I2C slave receive data callback This callback is called from the I2C slave handler when an I2C slave address has receive data.

If you want to NAK the master, return I2C\_SLVCTL\_SLVNACK to the caller. Return I2C\_SLVCTL\_SLVCONTINUE or 0 to the caller for normal non-DMA data transfer. If you've setup a DMA descriptor for the transfer, return I2C\_S← LVCTL\_SLVDMA to the caller.

typedef void(\* I2CSlaveXferDone) (void)

I2C slave service done callback This callback is called from the I2C slave handler when an I2C slave transfer is completed. It's used to indicate the end of a slave transfer.

### **Functions**

```
    __STATIC_INLINE void Chip_I2CS_Enable (LPC_I2C_T *pI2C)
```

Enable I2C slave interface.

\_\_STATIC\_INLINE void Chip\_I2CS\_Disable (LPC\_I2C\_T \*pI2C)

Disable I2C slave interface.

• \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetStatus (LPC\_I2C\_T \*pI2C)

Get I2C Status.

STATIC\_INLINE void Chip\_I2CS\_ClearStatus (LPC\_I2C\_T \*pI2C, uint32\_t clrStatus)

Clear I2C status bits (slave)

\_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlavePending (LPC\_I2C\_T \*pI2C)

Check if I2C slave is pending.

• \_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveSelected (LPC\_I2C\_T \*pI2C)

Check if I2C slave is selected.

\_\_STATIC\_INLINE bool Chip\_I2CS\_IsSlaveDeSelected (LPC\_I2C\_T \*pI2C)

Check if I2C slave is deselected.

• \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveState (LPC\_I2C\_T \*pI2C)

Get current state of the I2C slave.

• \_\_STATIC\_INLINE uint32\_t Chip\_I2CS\_GetSlaveMatchIndex (LPC\_I2C\_T \*pI2C)

Returns the current slave address match index.

\_\_STATIC\_INLINE void Chip\_I2CS\_SlaveContinue (LPC\_I2C\_T \*pI2C)

Slave Continue transfer operation (ACK)

STATIC INLINE void Chip I2CS SlaveNACK (LPC I2C T \*pI2C)

Slave NACK operation.

• STATIC INLINE void Chip I2CS SlaveEnableDMA (LPC I2C T \*pI2C)

Enable slave DMA operation.

```
    __STATIC_INLINE void Chip_I2CS_SlaveDisableDMA (LPC_I2C_T *pI2C)

     Disable slave DMA operation.

    STATIC INLINE void Chip I2CS WriteByte (LPC I2C T*pI2C, uint8 t data)

     Transmit a single data byte through the I2C peripheral (slave)

    __STATIC_INLINE uint8_t Chip_I2CS_ReadByte (LPC_I2C_T *pI2C)

     Read a single byte data from the I2C peripheral (slave)

    __STATIC_INLINE void Chip_I2CS_SetSlaveAddr (LPC_I2C_T *pI2C, uint8_t slvNum, uint8_t slvAddr)

     Set a I2C slave address for slave operation.

    __STATIC_INLINE uint8_t Chip_I2CS_GetSlaveAddr (LPC_I2C_T *pI2C, uint8_t slvNum)

     Return a I2C programmed slave address.

    STATIC INLINE void Chip I2CS EnableSlaveAddr (LPC I2C T *pI2C, uint8 t slvNum)

     Enable a I2C address.

    __STATIC_INLINE void Chip_I2CS_DisableSlaveAddr (LPC_I2C_T *pI2C, uint8_t slvNum)

     Disable a I2C address.

    STATIC INLINE void Chip I2CS SetSlaveQual0 (LPC I2C T *pI2C, bool extend, uint8 t slvAddr)

     Setup slave gialifier address.

    uint32_t Chip_I2CS_XferHandler (LPC_I2C_T *pI2C, const I2CS_XFER_T *xfers)
```

#### 8.25 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/i2s\_5411x.h File Reference

### **Data Structures**

```
    struct LPC I2S T
```

12S register block structure.

Slave transfer state change handler.

- struct I2S AUDIO FORMAT T
- struct I2S STATISTICS T

12S statistics structure.

### **Macros**

```
    #define I2S CFG1 MAINENABLE (0x01 << 0)</li>

      I2S CFG1 register bits.

    #define I2S CFG1 DATAPAUSE (0x01 << 1)</li>

    #define I2S_CFG1_2NDCOUNT(p) (((p) & 0x03) << 2)</li>

    #define I2S_CFG1_MSTSLVCFG(p) (((p) & 0x03) << 4)</li>

    #define I2S_CFG1_MODE(p) (((p) & 0x03) << 6)</li>

    #define I2S CFG1 RIGHTLOW (0x01 << 8)</li>

    #define I2S CFG1 LEFTJUST (0x01 << 9)</li>

    #define I2S CFG1 ONECHANNEL (0x01 << 10)</li>

    #define I2S CFG1 PDMDATA (0x01 << 11)</li>

    #define I2S_CFG1_SCK_POL (0x01 << 12)</li>

    #define I2S_CFG1_WS_POL (0x01 << 13)</li>

    #define I2S_CFG1_DATALEN(p) (((p) & 0x1f) << 16)</li>

    #define I2S CFG2 FRAMELEN(p) (((p) & 0x1ff) << 0)</li>

      12S CFG2 register bits.

    #define I2S_CFG2_POSITION(p) (((p) & 0x1FF) << 16)</li>

    #define I2S_STAT_BUSY (0x01 << 0)</li>

      12S status register bits.

    #define I2S STAT SLVFRMERR (0x01 << 1)</li>

    #define I2S_STAT_LR (0x01 << 2)</li>
```

```
    #define I2S_STAT_PAUSED (0x01 << 3)</li>

    #define I2S_FIFO_CFG_ENABLETX (0x01 << 0)</li>

     12S FIFO configuration bits.

    #define I2S FIFO CFG ENABLERX (0x01 << 1)</li>

    #define I2S FIFO CFG TXI2SE0 (0x01 << 2)</li>

    #define I2S FIFO CFG PACK48 (0x01 << 3)</li>

    #define I2S_FIFO_CFG_SIZE(p) (((p) & 0x03) << 4)</li>

    #define I2S FIFO CFG DMATX (0x01 << 12)</li>

    #define I2S FIFO CFG DMARX (0x01 << 13)</li>

    #define I2S FIFO CFG WAKETX (0x01 << 14)</li>

    #define I2S_FIFO_CFG_WAKERX (0x01 << 15)</li>

    #define I2S_FIFO_CFG_EMPTYTX (0x01 << 16)</li>

    #define I2S_FIFO_CFG_EMPTYRX (0x01 << 17)</li>

    #define I2S_FIFO_CFG_POPDBG (0x01 << 18)</li>

    #define I2S FIFO STAT TXERR (0x01 << 0)</li>

     12S FIFO status bits.

    #define I2S FIFO STAT RXERR (0x01 << 1)</li>

• #define I2S FIFO_STAT_PERINT (0x01 << 3)

    #define I2S FIFO STAT TXEMPTY (0x01 << 4)</li>

    #define I2S_FIFO_STAT_TXNOTFULL (0x01 << 5)</li>

    #define I2S FIFO STAT RXNOTEMPTY (0x01 << 6)</li>

    #define I2S_FIFO_STAT_RXFULL (0x01 << 7)</li>

    #define I2S FIFO STAT TXLVL(p) (((p) & 0x0f) << 8)</li>

    #define I2S FIFO STAT RXLVL(p) (((p) & 0x0f) << 16)</li>

    #define I2S_FIFO_TRIG_TXLVLENA (0x01 << 0)</li>

     12S FIFO trigger settings bits.

    #define I2S_FIFO_TRIG_RXLVLENA (0x01 << 1)</li>

    #define I2S_FIFO_TRIG_TXLVL(p) (((p) & 0x0f) << 8)</li>

    #define I2S_FIFO_TRIG_RXLVL(p) (((p) & 0x0f) << 16)</li>

    #define I2S FIFO INT BITMASK (0x001F) /** FIFO interrupt Bit mask */

     12S FIFO interrupt enable. Used for interrupt status too.

    #define I2S FIFO INT TXERR (0x01 << 0)</li>

    #define I2S FIFO INT RXERR (0x01 << 1)</li>

 #define I2S FIFO INT TXLVL (0x01 << 2)</li>

• #define I2S_FIFO_INT_RXLVL (0x01 << 3)

    #define I2S_FIFO_INT_PERINT (0x01 << 4)</li>

    #define LPC I2S6 BASE APPEND3(LPC FLEXCOMM,I2S6 FLEXCOMM, BASE)

    #define LPC I2S6 ((LPC I2S T*) LPC I2S6 BASE)

    #define I2S6 IRQHandler APPEND3(FLEXCOMM, I2S6 FLEXCOMM, IRQHandler)

• #define I2S6 IRQn APPEND3(FLEXCOMM,I2S6 FLEXCOMM, IRQn)

    #define DMAREQ_I2S6_RX __APPEND3(DMAREQ_FLEXCOMM,I2S6_FLEXCOMM,_RX)

    #define DMAREQ I2S6 TX APPEND3(DMAREQ FLEXCOMM, I2S6 FLEXCOMM, TX)

• #define LPC I2S7 BASE APPEND3(LPC FLEXCOMM,I2S7 FLEXCOMM, BASE)

    #define LPC I2S7 ((LPC I2S T*) LPC I2S7 BASE)

    #define I2S7_IRQHandler __APPEND3(FLEXCOMM,I2S7_FLEXCOMM,_IRQHandler)

    #define I2S7 IRQn APPEND3(FLEXCOMM,I2S7 FLEXCOMM, IRQn)

    #define DMAREQ_I2S7_RX __APPEND3(DMAREQ_FLEXCOMM,I2S7_FLEXCOMM,_RX)

    #define DMAREQ_I2S7_TX __APPEND3(DMAREQ_FLEXCOMM,I2S7_FLEXCOMM,_TX)
```

### **Enumerations**

```
    enum I2S FIFO CMD T {

     I2S FIFO ENABLE, I2S FIFO DISABLE, I2S FIFO DMA ENABLE, I2S FIFO DMA DISABLE,
     I2S_FIFO_CLEAR, I2S_FIFO_TXZ_ENABLE, I2S_FIFO_TXZ_DISABLE }

    enum I2S DIR T { I2S TX, I2S RX }

    enum I2S MSTSLVCFG T { NORMAL SLAVE, WS SYNC MASTER, EXT SCLCK MASTER, NORMA

     L MASTER }
    enum I2S_MODE_T { I2S_CLASSIC, DSP_WS_50, DSP_WS_SHORT, DSP_WS_LONG }
Functions
    int Chip_I2S_Init (LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt)
         Initialize I2S driver.

    STATIC INLINE int Chip I2S TX Init (LPC I2S T*pI2S)

    __STATIC_INLINE int Chip_I2S_RX_Init (LPC_I2S_T *pI2S)

     __STATIC_INLINE void Chip_I2S_DeInit (LPC_I2S_T *pI2S)
         Shutdown I2S driver.

    Status Chip I2S Config (LPC I2S T*pI2S, I2S AUDIO FORMAT T*fmt)

         Configure I2S Port.
    • __STATIC_INLINE uint32_t Chip_I2S_GetStatus (LPC_I2S_T *pI2S)
         Get the I2S status register.

    __STATIC_INLINE void Chip_I2S_ClearStatus (LPC_I2S_T *pI2S, uint32_t stsMask)

         Clear the I2S status register.

    STATIC INLINE void Chip I2S Send (LPC I2S T*pI2S, uint32 t data)

         Send a 32-bit data to TXFIFO for transmition.

    __STATIC_INLINE uint32_t Chip_I2S_Receive (LPC_I2S_T *pI2S)

         Get received data from RXFIFO.

    STATIC INLINE void Chip I2S Start (LPC I2S T*pI2S)

         Start I2S port.

    __STATIC_INLINE void Chip_I2S_Stop (LPC_I2S_T *pI2S)

         Stop I2S asynchronously.

    __STATIC_INLINE void Chip_I2S_Pause (LPC_I2S_T *pI2S)

         Pause the I2S port.

    STATIC INLINE void Chip I2S Play (LPC I2S T*pI2S)

         Play (un-Pause) the I2S port.

    void Chip_I2S_FIFO_Config (LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt)

         Configure I2S FIFO.

    void Chip_I2S_FIFO_Control (LPC_I2S_T *pI2S, I2S_AUDIO_FORMAT_T *fmt, I2S_FIFO_CMD_T cmd)

         Execute I2S FIFO control commands.

    __STATIC_INLINE uint32_t Chip_I2S_GetFIFOStatus (LPC_I2S_T *pI2S)

         Get FIFO status.
    • __STATIC_INLINE void Chip_I2S_CIrFIFOStatus (LPC_I2S_T *pI2S, uint32_t mask)
         Clear FIFO status.
    • __STATIC_INLINE void Chip_I2S_SetFIFOTrigLevel (LPC_I2S_T *pI2S, uint8_t tx_lvl, uint8_t rx_lvl)
         Setup I2S FIFO trigger-level.

    __STATIC_INLINE uint32_t Chip_I2S_GetFIFOTrigLevel (LPC_I2S_T *pI2S)

         Get I2S FIFO trigger-level.

    STATIC INLINE uint8 t Chip I2S GetFIFOTxLevel (LPC I2S T *pI2S)
```

Get the current level of the Transmit FIFO.

\_\_STATIC\_INLINE uint8\_t Chip\_I2S\_GetFIFORxLevel (LPC\_I2S\_T \*pI2S)

Get the current level of the Receive FIFO.

- \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_SetInterrupt (LPC\_I2S\_T \*pI2S, uint32\_t int\_val) Set I2S FIFO interrupts.
- \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_ClrInterrupt (LPC\_I2S\_T \*pI2S, uint32\_t int\_val) Clear I2S FIFO interrupts.
- \_\_STATIC\_INLINE uint32\_t Chip\_I2S\_FIFO\_GetPendingInts (LPC\_I2S\_T \*pI2S) Get I2S FIFO interrupts status.
- \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_ClearStatus (LPC\_I2S\_T \*pI2S, uint32\_t mask) Clear the FIFO status register.
- void Chip\_I2S\_ErrorHandler (LPC\_I2S\_T \*pI2S, I2S\_STATISTICS\_T \*stat)
   I2S error handler.

### 8.25.1 Macro Definition Documentation

8.25.1.1 #define DMAREQ\_I2S6\_RX \_\_APPEND3(DMAREQ\_FLEXCOMM,I2S6\_FLEXCOMM,\_RX)

Definition at line 506 of file i2s 5411x.h.

8.25.1.2 #define DMAREQ\_I2S6\_TX \_\_APPEND3(DMAREQ\_FLEXCOMM,I2S6\_FLEXCOMM,\_TX)

Definition at line 507 of file i2s\_5411x.h.

8.25.1.3 #define DMAREQ\_I2S7\_RX \_\_APPEND3(DMAREQ\_FLEXCOMM,I2S7\_FLEXCOMM,\_RX)

Definition at line 514 of file i2s\_5411x.h.

8.25.1.4 #define DMAREQ\_I2S7\_TX \_\_APPEND3(DMAREQ\_FLEXCOMM,I2S7\_FLEXCOMM,\_TX)

Definition at line 515 of file i2s\_5411x.h.

8.25.1.5 #define I2S6\_IRQHandler \_\_APPEND3(FLEXCOMM,I2S6\_FLEXCOMM,\_IRQHandler)

Definition at line 504 of file i2s\_5411x.h.

8.25.1.6 #define I2S6\_IRQn \_\_APPEND3(FLEXCOMM,I2S6\_FLEXCOMM,\_IRQn)

Definition at line 505 of file i2s\_5411x.h.

8.25.1.7 #define I2S7\_IRQHandler \_\_APPEND3(FLEXCOMM,I2S7\_FLEXCOMM,\_IRQHandler)

Definition at line 512 of file i2s\_5411x.h.

8.25.1.8 #define I2S7\_IRQn \_\_APPEND3(FLEXCOMM,I2S7\_FLEXCOMM,\_IRQn)

Definition at line 513 of file i2s\_5411x.h.

8.25.1.9 #define I2S\_CFG1\_2NDCOUNT( p ) (((p) & 0x03) << 2)

additional I2S channel pair ct (read only)

Definition at line 80 of file i2s\_5411x.h.

8.25.1.10 #define I2S\_CFG1\_DATALEN( p ) (((p) & 0x1f) << 16)

Data Length (minus 1 encoded)

Definition at line 89 of file i2s\_5411x.h.

8.25.1.11 #define I2S\_CFG1\_DATAPAUSE (0x01 << 1)

Data flow Pause

Definition at line 79 of file i2s\_5411x.h.

8.25.1.12 #define I2S\_CFG1\_LEFTJUST (0x01 << 9)

Left Justify data

Definition at line 84 of file i2s\_5411x.h.

8.25.1.13 #define I2S\_CFG1\_MAINENABLE (0x01 << 0)

I2S CFG1 register bits.

I2S Main enable

Definition at line 78 of file i2s\_5411x.h.

8.25.1.14 #define I2S\_CFG1\_MODE( p ) (((p) & 0x03) << 6)

Selects basic I2S operating mode

Definition at line 82 of file i2s\_5411x.h.

8.25.1.15 #define I2S\_CFG1\_MSTSLVCFG( p ) (((p) & 0x03) << 4)

Master / slave configuration selection

Definition at line 81 of file i2s\_5411x.h.

8.25.1.16 #define I2S\_CFG1\_ONECHANNEL (0x01 << 10)

Single channel mode

Definition at line 85 of file i2s\_5411x.h.

8.25.1.17 #define I2S\_CFG1\_PDMDATA (0x01 << 11)

PDM Data selection

Definition at line 86 of file i2s\_5411x.h.

8.25.1.18 #define I2S\_CFG1\_RIGHTLOW (0x01 << 8)

Right channel data is in the Low portion of FIFO data

Definition at line 83 of file i2s\_5411x.h.

8.25.1.19 #define I2S\_CFG1\_SCK\_POL (0x01 << 12)

SCK polarity

Definition at line 87 of file i2s\_5411x.h.

8.25.1.20 #define I2S\_CFG1\_WS\_POL (0x01 << 13)

WS polarity

Definition at line 88 of file i2s\_5411x.h.

8.25.1.21 #define I2S\_CFG2\_FRAMELEN(p) (((p) & 0x1ff) << 0)

I2S CFG2 register bits.

I2S Main enable

Definition at line 94 of file i2s\_5411x.h.

8.25.1.22 #define I2S\_CFG2\_POSITION( p ) (((p) & 0x1FF) << 16)

Data flow Pause

Definition at line 95 of file i2s\_5411x.h.

8.25.1.23 #define I2S\_FIFO\_CFG\_DMARX (0x01 << 13)

DMA configuration for receive

Definition at line 114 of file i2s\_5411x.h.

8.25.1.24 #define I2S\_FIFO\_CFG\_DMATX (0x01 << 12)

DMA configuration for transmit

Definition at line 113 of file i2s\_5411x.h.

8.25.1.25 #define I2S\_FIFO\_CFG\_EMPTYRX (0x01 << 17)

Empty command for the receive FIFO

Definition at line 118 of file i2s\_5411x.h.

8.25.1.26 #define I2S\_FIFO\_CFG\_EMPTYTX (0x01 << 16)

Empty command for the transmit FIFO

Definition at line 117 of file i2s\_5411x.h.

8.25.1.27 #define I2S\_FIFO\_CFG\_ENABLERX (0x01 << 1)

Enable the receive FIFO

Definition at line 109 of file i2s\_5411x.h.

8.25.1.28 #define I2S\_FIFO\_CFG\_ENABLETX (0x01 << 0)

I2S FIFO configuration bits.

Enable the transmit FIFO

Definition at line 108 of file i2s\_5411x.h.

8.25.1.29 #define I2S\_FIFO\_CFG\_PACK48 (0x01 << 3)

Packing format for 48-bit data

Definition at line 111 of file i2s\_5411x.h.

8.25.1.30 #define I2S\_FIFO\_CFG\_POPDBG (0x01 << 18)

Pop FIFO for debug reads

Definition at line 119 of file i2s\_5411x.h.

8.25.1.31 #define I2S\_FIFO\_CFG\_SIZE( p ) (((p) & 0x03) << 4)

FIFO size (READ ONLY)

Definition at line 112 of file i2s\_5411x.h.

8.25.1.32 #define I2S\_FIFO\_CFG\_TXI2SE0 (0x01 << 2)

Transmit I2S empty 0

Definition at line 110 of file i2s\_5411x.h.

8.25.1.33 #define I2S\_FIFO\_CFG\_WAKERX (0x01 << 15)

Wake-up for receive FIFO level

Definition at line 116 of file i2s\_5411x.h.

8.25.1.34 #define I2S\_FIFO\_CFG\_WAKETX (0x01 << 14)

Wake-up for transmit FIFO level

Definition at line 115 of file i2s\_5411x.h.

8.25.1.35 #define I2S\_FIFO\_INT\_BITMASK (0x001F) /\*\* FIFO interrupt Bit mask \*/

I2S FIFO interrupt enable. Used for interrupt status too.

Definition at line 146 of file i2s\_5411x.h.

8.25.1.36 #define I2S\_FIFO\_INT\_PERINT (0x01 << 4)

I2S peripheral interrupt [BIT-4 of FIFOINTSTAT register]

Definition at line 151 of file i2s\_5411x.h.

8.25.1.37 #define I2S\_FIFO\_INT\_RXERR (0x01 << 1)

Interrupt on RX error

Definition at line 148 of file i2s\_5411x.h.

8.25.1.38 #define I2S\_FIFO\_INT\_RXLVL (0x01 << 3)

Interrupt on RX level

Definition at line 150 of file i2s\_5411x.h.

8.25.1.39 #define I2S\_FIFO\_INT\_TXERR (0x01 << 0)

Interrupt on TX error

Definition at line 147 of file i2s\_5411x.h.

8.25.1.40 #define I2S\_FIFO\_INT\_TXLVL (0x01 << 2)

Interrupt on TX level

Definition at line 149 of file i2s\_5411x.h.

8.25.1.41 #define I2S\_FIFO\_STAT\_PERINT (0x01 << 3)

Peripheral interrupt

Definition at line 126 of file i2s\_5411x.h.

8.25.1.42 #define I2S\_FIFO\_STAT\_RXERR (0x01 << 1)

RX FIFO error

Definition at line 125 of file i2s\_5411x.h.

8.25.1.43 #define I2S\_FIFO\_STAT\_RXFULL (0x01 << 7)

Receive FIFO full

Definition at line 130 of file i2s\_5411x.h.

8.25.1.44 #define I2S\_FIFO\_STAT\_RXLVL( p ) (((p) & 0x0f) << 16)

Receive FIFO current level

Definition at line 132 of file i2s\_5411x.h.

8.25.1.45 #define I2S\_FIFO\_STAT\_RXNOTEMPTY (0x01 << 6)

Receive FIFO not empty

Definition at line 129 of file i2s\_5411x.h.

8.25.1.46 #define I2S\_FIFO\_STAT\_TXEMPTY (0x01 << 4)

Transmit FIFO empty

Definition at line 127 of file i2s\_5411x.h.

8.25.1.47 #define I2S\_FIFO\_STAT\_TXERR (0x01 << 0)

I2S FIFO status bits.

TX FIFO error

Definition at line 124 of file i2s\_5411x.h.

8.25.1.48 #define I2S\_FIFO\_STAT\_TXLVL(p) (((p) & 0x0f) << 8)

Transmit FIFO current level

Definition at line 131 of file i2s\_5411x.h.

8.25.1.49 #define I2S\_FIFO\_STAT\_TXNOTFULL (0x01 << 5)

Transmit FIFO not full

Definition at line 128 of file i2s\_5411x.h.

8.25.1.50 #define I2S\_FIFO\_TRIG\_RXLVL( p ) (((p) & 0x0f) << 16)

Receive FIFO level trigger point

Definition at line 140 of file i2s\_5411x.h.

8.25.1.51 #define I2S\_FIFO\_TRIG\_RXLVLENA (0x01 << 1)

Receive FIFO level trigger enable

Definition at line 138 of file i2s\_5411x.h.

8.25.1.52 #define I2S\_FIFO\_TRIG\_TXLVL(p) (((p) & 0x0f) << 8)

Transmit FIFO level trigger point

Definition at line 139 of file i2s\_5411x.h.

8.25.1.53 #define I2S\_FIFO\_TRIG\_TXLVLENA (0x01 << 0)

I2S FIFO trigger settings bits.

Transmit FIFO level trigger enable

Definition at line 137 of file i2s\_5411x.h.

8.25.1.54 #define I2S\_STAT\_BUSY (0x01 << 0)

I2S status register bits.

Busy status for the primary channel pair

Definition at line 100 of file i2s\_5411x.h.

```
8.25.1.55 #define I2S_STAT_LR (0x01 << 2)
Left/Right indication
 Definition at line 102 of file i2s 5411x.h.
8.25.1.56 #define I2S_STAT_PAUSED (0x01 << 3)
Data Paused status flag
 Definition at line 103 of file i2s 5411x.h.
8.25.1.57 #define I2S_STAT_SLVFRMERR (0x01 << 1)
Slave Frame Error flag
Definition at line 101 of file i2s_5411x.h.
8.25.1.58 #define LPC_I2S6 ((LPC_I2S_T *) LPC_I2S6_BASE)
Definition at line 503 of file i2s_5411x.h.
8.25.1.59 #define LPC_I2S6_BASE __APPEND3(LPC_FLEXCOMM,I2S6_FLEXCOMM,_BASE)
Definition at line 502 of file i2s_5411x.h.
8.25.1.60 #define LPC_I2S7 ((LPC_I2S_T *) LPC_I2S7_BASE)
Definition at line 511 of file i2s 5411x.h.
8.25.1.61 #define LPC_I2S7_BASE __APPEND3(LPC_FLEXCOMM,I2S7_FLEXCOMM,_BASE)
Definition at line 510 of file i2s_5411x.h.
8.25.2 Enumeration Type Documentation
8.25.2.1 enum I2S_DIR_T
Enumerator
     I2S_TX
     I2S RX
Definition at line 163 of file i2s_5411x.h.
8.25.2.2 enum I2S_FIFO_CMD_T
Enumerator
     I2S_FIFO_ENABLE
```

Generated on Fri Mar 4 2016 18:34:19 for LPCOpen Platform for LPC5411X microcontrollers by Doxygen

I2S\_FIFO\_DISABLE
I2S\_FIFO\_DMA\_ENABLE
I2S\_FIFO\_DMA\_DISABLE

I2S\_FIFO\_CLEAR
I2S\_FIFO\_TXZ\_ENABLE
I2S\_FIFO\_TXZ\_DISABLE

Definition at line 153 of file i2s\_5411x.h.

8.25.2.3 enum I2S\_MODE\_T

Enumerator

I2S\_CLASSIC DSP\_WS\_50 DSP\_WS\_SHORT DSP\_WS\_LONG

Definition at line 175 of file i2s\_5411x.h.

8.25.2.4 enum I2S\_MSTSLVCFG\_T

**Enumerator** 

NORMAL\_SLAVE
WS\_SYNC\_MASTER
EXT\_SCLCK\_MASTER
NORMAL\_MASTER

Definition at line 168 of file i2s\_5411x.h.

8.25.3 Function Documentation

8.25.3.1 \_\_STATIC\_INLINE void Chip\_I2S\_ClearStatus ( LPC\_I2S\_T \* pI2S, uint32\_t stsMask )

Clear the I2S status register.

### **Parameters**

pl2S	: Pointer to selected I2Sx peripheral
stsMask	: OR'ed statuses to disable

## Returns

Nothing

Note

Multiple interrupts may be pending. Mask the return value with one or more I2S\_INTEN\_\* definitions to determine pending interrupts.

Definition at line 272 of file i2s\_5411x.h.

8.25.3.2 \_\_STATIC\_INLINE void Chip\_I2S\_CIrFIFOStatus ( LPC\_I2S\_T \* pI2S, uint32\_t mask )

Clear FIFO status.

### **Parameters**

pl2S	: The base of I2S peripheral on the chip
mask	: Mask of the status bits that needs to be cleared

### Returns

mothing

Definition at line 388 of file i2s\_5411x.h.

8.25.3.3 Status Chip\_I2S\_Config ( LPC\_I2S\_T \* pl2S, I2S\_AUDIO\_FORMAT\_T \* fmt )

Configure I2S Port.

## **Parameters**

pl2S	: The base I2S peripheral on the chip
fmt	: Audio Format

### Returns

SUCCESS or ERROR

Definition at line 67 of file i2s\_5411x.c.

8.25.3.4 \_\_STATIC\_INLINE void Chip\_I2S\_Delnit ( LPC\_I2S\_T \* pI2S )

Shutdown I2S driver.

**Parameters** 

pl2S	: The base of I2S peripheral on the chip
------	--

## Returns

Nothing

Note

Reset all relative registers (DMA, transmit/receive control, interrupt) to default value

Definition at line 237 of file i2s\_5411x.h.

8.25.3.5 void Chip\_I2S\_ErrorHandler ( LPC\_I2S\_T \* pl2S, I2S\_STATISTICS\_T \* stat )

I2S error handler.

# **Parameters**

128	: The base of the I2S peripheral on the chip
stat	: Statistics structure

## Returns

Nothing

Definition at line 210 of file i2s\_5411x.c.

8.25.3.6 \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_ClearStatus ( LPC\_I2S\_T \* pI2S, uint32\_t mask )

Clear the FIFO status register.

### **Parameters**

I2S	: The base of the I2S peripheral on the chip
mask	: Mask of the status bits that needs to be cleared

### Returns

Nothing

Definition at line 487 of file i2s\_5411x.h.

8.25.3.7 \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_CIrInterrupt ( LPC\_I2S\_T \* pl2S, uint32\_t int\_val )

Clear I2S FIFO interrupts.

### **Parameters**

pl2S	: The base I2S peripheral on the chip
int_val	: Interrupts to clear

### Returns

Nothing

Definition at line 466 of file i2s\_5411x.h.

8.25.3.8 void Chip\_I2S\_FIFO\_Config ( LPC\_I2S\_T \* pl2S, I2S\_AUDIO\_FORMAT\_T \* fmt )

Configure I2S FIFO.

## **Parameters**

pl2S	: The base I2S peripheral on the chip
fmpt	: Audio format information

## Returns

Nothing

Definition at line 120 of file i2s\_5411x.c.

8.25.3.9 void Chip\_I2S\_FIFO\_Control ( LPC\_I2S\_T \* pl2S, I2S\_AUDIO\_FORMAT\_T \* fmt, I2S\_FIFO\_CMD\_T cmd )

Execute I2S FIFO control commands.

## **Parameters**

pl2S	: The base I2S peripheral on the chip
fmt	: Audio format information
cmd	: FIFO command

### Returns

Nothing

Definition at line 191 of file i2s\_5411x.c.

8.25.3.10 \_\_STATIC\_INLINE uint32\_t Chip\_I2S\_FIFO\_GetPendingInts ( LPC\_I2S\_T \* pI2S )

Get I2S FIFO interrupts status.

### **Parameters**

pl2S	: The base I2S peripheral on the chip

## Returns

interrupt status

Definition at line 476 of file i2s\_5411x.h.

8.25.3.11 \_\_STATIC\_INLINE void Chip\_I2S\_FIFO\_SetInterrupt ( LPC\_I2S\_T \* pI2S, uint32\_t int\_val )

Set I2S FIFO interrupts.

## **Parameters**

pl2S	: The base I2S peripheral on the chip
int_val	: Interrupts to set

## Returns

Nothing

Definition at line 455 of file i2s\_5411x.h.

8.25.3.12 \_\_STATIC\_INLINE uint8\_t Chip\_I2S\_GetFIFORxLevel ( LPC\_I2S\_T \* pI2S )

Get the current level of the Receive FIFO.

**Parameters** 

pl2S	: The base of I2S peripheral on the chip

## Returns

Current level of the Receive FIFO

Definition at line 441 of file i2s\_5411x.h.

8.25.3.13 \_\_STATIC\_INLINE uint32\_t Chip\_I2S\_GetFIFOStatus ( LPC\_I2S\_T \* pI2S )

Get FIFO status.

**Parameters** 

pl2S	: The base of I2S peripheral on the chip

# Returns

Current FIFO status

Definition at line 377 of file i2s\_5411x.h.

8.25.3.14 \_\_STATIC\_INLINE uint32\_t Chip\_I2S\_GetFIFOTrigLevel ( LPC\_I2S\_T \* pI2S )

Get I2S FIFO trigger-level.

### **Parameters**

pl2S : Base of on-chip I2S peripheral

### Returns

Returns the complete raw trigger register.

Definition at line 418 of file i2s 5411x.h.

8.25.3.15 \_\_STATIC\_INLINE uint8\_t Chip\_I2S\_GetFIFOTxLevel ( LPC\_I2S\_T \* pI2S )

Get the current level of the Transmit FIFO.

#### **Parameters**

pl2S : The base of I2S peripheral on the chip

### Returns

Current level of the Transmit FIFO

Definition at line 431 of file i2s\_5411x.h.

8.25.3.16 STATIC\_INLINE uint32\_t Chip\_I2S\_GetStatus ( LPC\_I2S\_T \* pI2S\_)

Get the I2S status register.

#### **Parameters**

pl2S : Pointer to selected I2Sx peripheral

## Returns

I2S status register

### Note

Multiple statuses may be pending. Mask the return value with one or more I2S\_STAT\_\* definitions to determine statuses.

Definition at line 258 of file i2s\_5411x.h.

8.25.3.17 int Chip\_I2S\_Init ( LPC\_I2S\_T \* pl2S, I2S\_AUDIO\_FORMAT\_T \* fmt )

Initialize I2S driver.

**Parameters** 

pl2S : The base of I2S peripheral on the chip

## Returns

0 - on success; ERR\_FLEXCOMM\_FUNCNOTSUPPORTED or ERR\_FLEXCOMM\_NOTFREE on failure

Definition at line 49 of file i2s\_5411x.c.

8.25.3.18 \_\_STATIC\_INLINE void Chip\_I2S\_Pause ( LPC\_I2S\_T \* pI2S )

Pause the I2S port.

**Parameters** 

pl2S : The base of I2S peripheral on the chip

Returns

Nothing

Definition at line 326 of file i2s\_5411x.h.

8.25.3.19 \_\_STATIC\_INLINE void Chip\_I2S\_Play ( LPC I2S\_T \* pl2S )

Play (un-Pause) the I2S port.

**Parameters** 

pl2S : The base of I2S peripheral on the chip

Returns

Nothing

Definition at line 336 of file i2s\_5411x.h.

8.25.3.20 \_\_STATIC\_INLINE uint32\_t Chip\_I2S\_Receive ( LPC\_I2S\_T \* pl2S )

Get received data from RXFIFO.

**Parameters** 

pl2S : The base of I2S peripheral on the chip

Returns

Data received in RXFIFO

Note

The function reads from RXFIFO without checking any condition.

Definition at line 295 of file i2s\_5411x.h.

8.25.3.21 \_\_STATIC\_INLINE int Chip\_I2S\_RX\_Init ( LPC\_I2S\_T \* pI2S )

Definition at line 226 of file i2s\_5411x.h.

8.25.3.22 \_\_STATIC\_INLINE void Chip\_I2S\_Send ( LPC\_I2S\_T \* pl2S, uint32\_t data )

Send a 32-bit data to TXFIFO for transmition.

**Parameters** 

pl2S : The base of I2S peripheral on the chip

data	: Data to be transmited
uata	. Data to be transmited

## **Returns**

Nothing

#### Note

The function writes to TXFIFO without checking any condition.

Definition at line 284 of file i2s\_5411x.h.

8.25.3.23 \_\_STATIC\_INLINE void Chip\_I2S\_SetFIFOTrigLevel ( LPC\_I2S\_T \* pl2S, uint8\_t tx\_lvl, uint8\_t rx\_lvl)

Setup I2S FIFO trigger-level.

### **Parameters**

pl2S	: Base on-chip I2S peripheral address
tx_lvl	: TX Trigger level [Valid values 0 to 7]
rx_lvl	: RX Trigger level [Valid values 0 to 7]

### Returns

Nothing

### Note

When  $tx_l/l = 0$ ; trigger will happen when TX FIFO is empty if  $tx_l/l = 7$ ; trigger will happen when TX FIFO has at least one free space

When  $rx_lvl = 0$ ; trigger will happen when RX FIFO has at least one data in it, if  $rx_lvl = 7$ ; trigger will happen when RX FIFO is full and cannot receive anymore data.

Definition at line 408 of file i2s 5411x.h.

8.25.3.24 \_\_STATIC\_INLINE void Chip\_I2S\_Start ( LPC\_I2S\_T \* pI2S )

Start I2S port.

## **Parameters**

pl2S	: The base of I2S peripheral on the chip
------	--

## Returns

Nothing

Definition at line 305 of file i2s\_5411x.h.

8.25.3.25 \_\_STATIC\_INLINE void Chip\_I2S\_Stop ( LPC\_I2S\_T \* pl2S )

Stop I2S asynchronously.

#### **Parameters**

pl2S : The base of I2S peripheral on the chip

### Returns

Nothing

### Note

Pause, resets the transmit channel and FIFO asynchronously

Definition at line 316 of file i2s\_5411x.h.

8.25.3.26 \_\_STATIC\_INLINE int Chip\_I2S\_TX\_Init ( LPC\_I2S\_T \* pl2S )

Definition at line 222 of file i2s\_5411x.h.

# 8.26 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/iap.h File Reference

### **Macros**

- #define IAP PREWRRITE CMD 50
- #define IAP WRISECTOR CMD 51
- #define IAP\_ERSSECTOR\_CMD 52
- #define IAP\_BLANK\_CHECK\_SECTOR\_CMD 53
- #define IAP\_REPID\_CMD 54
- #define IAP\_READ\_BOOT\_CODE\_CMD 55
- #define IAP COMPARE CMD 56
- #define IAP\_REINVOKE\_ISP\_CMD 57
- #define IAP READ UID CMD 58
- #define IAP\_ERASE\_PAGE\_CMD 59
- #define IAP\_EEPROM\_WRITE 61
- #define IAP\_EEPROM\_READ 62
- #define IAP\_CMD\_SUCCESS 0
- #define IAP\_INVALID\_COMMAND 1
- #define IAP\_SRC\_ADDR\_ERROR 2
- #define IAP\_DST\_ADDR\_ERROR 3
- #define IAP\_SRC\_ADDR\_NOT\_MAPPED 4
- #define IAP DST ADDR NOT MAPPED 5
- #define IAP\_COUNT\_ERROR 6
- #define IAP\_INVALID\_SECTOR 7
- #define IAP\_SECTOR\_NOT\_BLANK 8
- #define IAP\_SECTOR\_NOT\_PREPARED 9
- #define IAP\_COMPARE\_ERROR 10
- #define IAP BUSY 11
- #define IAP\_PARAM\_ERROR 12
- #define IAP\_ADDR\_ERROR 13
- #define IAP ADDR NOT MAPPED 14
- #define IAP CMD LOCKED 15
- #define IAP\_INVALID\_CODE 16
- #define IAP\_INVALID\_BAUD\_RATE 17
- #define IAP INVALID STOP BIT 18
- #define IAP\_CRP\_ENABLED 19

# **Typedefs**

• typedef void(\* IAP\_ENTRY\_T) (unsigned int[5], unsigned int[4])

### **Functions**

- uint8\_t Chip\_IAP\_PreSectorForReadWrite (uint32\_t strSector, uint32\_t endSector)
  - Prepare sector for write operation.
- uint8\_t Chip\_IAP\_CopyRamToFlash (uint32\_t dstAdd, uint32\_t \*srcAdd, uint32\_t byteswrt)

Copy RAM to flash.

• uint8\_t Chip\_IAP\_EraseSector (uint32\_t strSector, uint32\_t endSector)

Frase sector.

• uint8 t Chip IAP BlankCheckSector (uint32 t strSector, uint32 t endSector)

Blank check a sector or multiples sector of on-chip flash memory.

uint32 t Chip IAP ReadPID (void)

Read part identification number.

uint8\_t Chip\_IAP\_ReadBootCode (void)

Read boot code version number.

• uint8\_t Chip\_IAP\_Compare (uint32\_t dstAdd, uint32\_t srcAdd, uint32\_t bytescmp)

Compare the memory contents at two locations.

uint8 t Chip IAP ReinvokeISP (void)

IAP reinvoke ISP to invoke the bootloader in ISP mode.

• uint32\_t Chip\_IAP\_ReadUID (void)

Read the unique ID.

• uint8\_t Chip\_IAP\_ErasePage (uint32\_t strPage, uint32\_t endPage)

Erase a page or multiple papers of on-chip flash memory.

# 8.27 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/inmux\_5411x.h File Reference

## **Data Structures**

struct LPC\_INMUX\_T

LPC5411X Input Mux Register Block Structure.

## **Enumerations**

enum DMA\_TRIGSRC\_T {
 DMATRIG ADC0 SEQA IRQ = 0, DMATRIG ADC0 SEQB IRQ, DMATRIG SCT0 DMA0, DMATRIG ←

SCT0\_DMA1, DMATRIG\_TIMER0\_MATCH0, DMATRIG\_TIMER0\_MATCH1, DMATRIG\_TIMER1\_MATCH0, DMATRIG←

\_TIMER2\_MATCH0,
DMATRIG\_TIMER2\_MATCH1, DMATRIG\_TIMER3\_MATCH0, DMATRIG\_TIMER4\_MATCH0, DMATRIG←
\_TIMER4\_MATCH1,

DMATRIG\_PININTO, DMATRIG\_PININT1, DMATRIG\_PININT2, DMATRIG\_PININT3,

DMATRIG\_OUTMUX0, DMATRIG\_OUTMUX1, DMATRIG\_OUTMUX2, DMATRIG\_OUTMUX3 }

enum FREQMSR\_SRC\_T {
 FREQMSR\_CLKIN = 0, FREQMSR\_FRO12MHZ, FREQMSR\_WDOSC, FREQMSR\_32KHZOSC,
 FREQ\_MEAS\_MAIN\_CLK, FREQMSR\_PIO0\_4, FREQMSR\_PIO0\_20, FREQMSR\_PIO0\_24,
 FREQMSR\_PIO1\_4 }

## **Functions**

```
    __STATIC_INLINE void Chip_INMUX_PinIntSel (uint8_t pintSel, uint8_t portNum, uint8_t pinNum)
        GPIO Pin Interrupt Pin Select (sets PINTSEL register)
    __STATIC_INLINE void Chip_INMUX_SetDMATrigger (uint8_t ch, DMA_TRIGSRC_T trig)
        Select a trigger source for a DMA channel.
```

\_\_STATIC\_INLINE void Chip\_INMUX\_SetDMAOutMux (uint8\_t index, uint8\_t dmaCh)
 Selects a DMA trigger source for the DMATRIG\_OUTMUXn IDs.

\_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasRefClock (FREQMSR\_SRC\_T ref)
 Selects a reference clock used with the frequency measure function.

\_\_STATIC\_INLINE void Chip\_INMUX\_SetFreqMeasTargClock (FREQMSR\_SRC\_T targ)
 Selects a target clock used with the frequency measure function.

# 8.28 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/iocon\_5411x.h File Reference

# **Data Structures**

• struct LPC\_IOCON\_T

LPC5411X IO Configuration Unit register block structure.

struct PINMUX\_GRP\_T

Array of IOCON pin definitions passed to Chip\_IOCON\_SetPinMuxing() must be in this format.

### **Macros**

- #define IOCON FUNC0 0x0
- #define IOCON\_FUNC1 0x1
- #define IOCON\_FUNC2 0x2
- #define IOCON\_FUNC3 0x3
- #define IOCON\_FUNC4 0x4
- #define IOCON\_FUNC5 0x5
- #define IOCON FUNC6 0x6
- #define IOCON FUNC7 0x7
- #define IOCON\_MODE\_INACT (0x0 << 3)</li>
- #define IOCON\_MODE\_PULLDOWN (0x1 << 3)</li>
- #define IOCON\_MODE\_PULLUP (0x2 << 3)</li>
- #define IOCON\_MODE\_REPEATER (0x3 << 3)</li>
- #define IOCON\_HYS\_EN (0x1 << 5)</li>
- #define IOCON GPIO MODE (0x1 << 5)</li>
- #define IOCON\_I2C\_SLEW (0x1 << 5)</li>
- #define IOCON\_INV\_EN (0x1 << 6)</li>
- #define IOCON\_ANALOG\_EN (0x0 << 7)</li>
- #define IOCON\_DIGITAL\_EN (0x1 << 7)
- #define IOCON STDI2C EN (0x1 << 8)</li>
- #define IOCON FASTI2C EN (0x3 << 8)</li>
- #define IOCON\_INPFILT\_OFF (0x1 << 8)</li>
- #define IOCON\_INPFILT\_ON (0x0 << 8)</li>
- #define IOCON OPENDRAIN EN (0x1 << 10)
- #define IOCON\_S\_MODE\_0CLK (0x0 << 11)</li>
- #define IOCON\_S\_MODE\_1CLK (0x1 << 11)</li>
- #define IOCON\_S\_MODE\_2CLK (0x2 << 11)</li>
- #define IOCON\_S\_MODE\_3CLK (0x3 << 11)</li>
- #define IOCON S MODE(clks) ((clks) << 11)</li>
- #define IOCON\_CLKDIV(div) ((div) << 13)</li>

## **Functions**

• \_\_STATIC\_INLINE void Chip\_IOCON\_PinMuxSet (LPC\_IOCON\_T \*pIOCON, uint8\_t port, uint8\_t pin, uint32\_t modefunc)

Sets I/O Control pin mux.

• \_\_STATIC\_INLINE void Chip\_IOCON\_PinMux (LPC\_IOCON\_T \*pIOCON, uint8\_t port, uint8\_t pin, uint16← \_t mode, uint8\_t func)

I/O Control pin mux.

• \_\_STATIC\_INLINE void Chip\_IOCON\_SetPinMuxing (LPC\_IOCON\_T \*pIOCON, const PINMUX\_GRP\_

T \*pinArray, uint32\_t arrayLength)

Set all I/O Control pin muxing.

# 8.29 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/lpc\_assert.h File Reference

### **Macros**

• #define LPC\_ASSERT(cond, file, line) if(!(cond)){} /\* Required to avoid unused variable warning \*/

### 8.29.1 Macro Definition Documentation

8.29.1.1 #define LPC\_ASSERT( cond, file, line ) if(!(cond)){} /\* Required to avoid unused variable warning \*/

Definition at line 54 of file lpc assert.h.

# 8.30 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/lpc types.h File Reference

```
#include <stdint.h>
#include <stdbool.h>
```

# **Macros**

- #define PARAM\_SETSTATE(State) ((State == RESET) || (State == SET))
- #define PARAM FUNCTIONALSTATE(State) ((State == DISABLE) || (State == ENABLE))
- #define \_BIT(n) (1 << (n))</li>
- #define \_SBF(f, v) ((v) << (f))</li>
- #define \_BITMASK(field\_width) ( \_BIT(field\_width) 1)
- #define NULL ((void \*) 0)
- #define NELEMENTS(array) (sizeof(array) / sizeof(array[0]))
- #define STATIC static
- #define EXTERN extern
- #define MAX(a, b) (((a) > (b)) ? (a) : (b))
- #define MIN(a, b) (((a) < (b)) ? (a) : (b))
- #define INLINE inline
- #define ALIGN(x) \_\_attribute\_\_ ((aligned(x)))
- #define WEAK \_\_attribute\_\_((weak))

# **Typedefs**

```
typedef enum FlagStatus IntStatus
typedef enum FlagStatus SetState
typedef void(* PFV) ()
typedef int32_t(* PFI) ()
typedef char CHAR
typedef uint8_t UNS_8
typedef int8_t INT_8
typedef uint16_t UNS_16
typedef int16_t INT_16
typedef uint32_t UNS_32
typedef int32_t INT_32
typedef int64_t INT_64
```

typedef uint64\_t UNS\_64
typedef bool BOOL\_32
typedef bool BOOL\_16
typedef bool BOOL 8

## **Enumerations**

```
    enum Bool { FALSE = 0, TRUE = !FALSE }
        Boolean Type definition.
    enum FlagStatus { RESET = 0, SET = !RESET }
        Boolean Type definition.
    enum FunctionalState { DISABLE = 0, ENABLE = !DISABLE }
        Functional State Definition.
    enum Status { ERROR = 0, SUCCESS = !ERROR }
    enum TRANSFER_BLOCK_T { NONE_BLOCKING = 0, BLOCKING }
```

# 8.31 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/mailbox\_5411x.h File Reference

# **Data Structures**

```
struct LPC_MBOXIRQ_Tstruct LPC_MBOX_T
```

## **Macros**

#define MAILBOX\_AVAIL (MAILBOX\_CM4 + 1) /\* Number of available mailboxes \*/

## **Enumerations**

enum MBOX\_IDX\_T { MAILBOX\_CM0PLUS = 0, MAILBOX\_CM4 }

## **Functions**

```
    __STATIC_INLINE void Chip_MBOX_Init (LPC_MBOX_T *pMBOX)

     Initialize mailbox.

    STATIC INLINE void Chip MBOX Delnit (LPC MBOX T *pMBOX)

     Shutdown mailbox.
• __STATIC_INLINE void Chip_MBOX_SetValue (LPC_MBOX_T *pMBOX, uint32_t cpu_id, uint32_t mbox←
 Data)
     Set data value in the mailbox based on the CPU ID.
• STATIC INLINE void Chip_MBOX_SetValueBits (LPC_MBOX_T *pMBOX, uint32_t cpu_id, uint32_
 t mboxSetBits)
     Set data bits in the mailbox based on the CPU ID.
• __STATIC_INLINE void Chip_MBOX_ClearValueBits (LPC_MBOX_T *pMBOX, uint32_t cpu_id, uint32_c
 t mboxClrBits)
     Clear data bits in the mailbox based on the CPU ID.

    __STATIC_INLINE uint32_t Chip_MBOX_GetValue (LPC_MBOX_T *pMBOX, uint32_t cpu_id)

     Get data in the mailbox based on the cpu_id.

    __STATIC_INLINE uint32_t Chip_MBOX_GetMutex (LPC_MBOX_T *pMBOX)
```

# 8.32 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/mrt\_5411x.h File Reference

\_\_STATIC\_INLINE void Chip\_MBOX\_SetMutex (LPC\_MBOX\_T \*pMBOX)

### **Data Structures**

• struct LPC\_MRT\_CH\_T

MRT register block structure.
• struct LPC\_MRT\_T

#define MRT0\_INTFLAG (1)
#define MRT1\_INTFLAG (2)
#define MRT2\_INTFLAG (4)
#define MRT3\_INTFLAG (8)

#define MRTn\_INTFLAG(ch) (1 << (ch))</li>

MRT register block structure.

Set MUTEX state.

Get MUTEX state and lock mutex.

## **Macros**

• #define LPC\_MRT\_CH(ch) ((LPC\_MRT\_CH\_T \*) &LPC\_MRT->CHANNEL[(ch)])

## **Enumerations**

```
    enum MRT_MODE_T { MRT_MODE_REPEAT = (0 << 1), MRT_MODE_ONESHOT = (1 << 1) }</li>
    MRT Interrupt Modes enum.
```

### **Functions**

```
    STATIC INLINE void Chip MRT Init (void)

     Initializes the MRT.
• __STATIC_INLINE void Chip_MRT_DeInit (void)
     De-initializes the MRT Channel.

    __STATIC_INLINE LPC_MRT_CH_T * Chip_MRT_GetRegPtr (uint8_t ch)

     Returns a pointer to the register block for a MRT channel.

    __STATIC_INLINE uint32_t Chip_MRT_GetInterval (LPC_MRT_CH_T *pMRT)

     Returns the timer time interval value.

    STATIC INLINE void Chip MRT SetInterval (LPC MRT CH T*pMRT, uint32 t interval)

     Sets the timer time interval value.

    __STATIC_INLINE uint32_t Chip_MRT_GetTimer (LPC_MRT_CH_T *pMRT)

     Returns the current timer value.

    __STATIC_INLINE bool Chip_MRT_GetEnabled (LPC_MRT_CH_T *pMRT)

     Returns true if the timer is enabled.

    STATIC INLINE void Chip MRT SetEnabled (LPC MRT CH T*pMRT)

     Enables the timer.
• __STATIC_INLINE void Chip_MRT_SetDisabled (LPC_MRT_CH_T *pMRT)
     Disables the timer.

    STATIC INLINE MRT MODE T Chip MRT GetMode (LPC MRT CH T*pMRT)

     Returns the timer mode (repeat or one-shot)

    __STATIC_INLINE void Chip_MRT_SetMode (LPC_MRT_CH_T *pMRT, MRT_MODE_T mode)

     Sets the timer mode (repeat or one-shot)

    __STATIC_INLINE bool Chip_MRT_IsRepeatMode (LPC_MRT_CH_T *pMRT)

     Check if the timer is configured in repeat mode.
• __STATIC_INLINE bool Chip_MRT_IsOneShotMode (LPC MRT CH T *pMRT)
     Check if the timer is configured in one-shot mode.

    __STATIC_INLINE bool Chip_MRT_IntPending (LPC_MRT_CH_T *pMRT)

     Check if the timer has an interrupt pending.

    __STATIC_INLINE void Chip_MRT_IntClear (LPC_MRT_CH_T *pMRT)

     Clears the pending interrupt (if any)

    STATIC INLINE bool Chip MRT Running (LPC MRT CH T*pMRT)

     Check if the timer is running.

    __STATIC_INLINE uint8_t Chip_MRT_GetIdleChannel (void)

     Returns the IDLE channel value.
• __STATIC_INLINE uint8_t Chip_MRT_GetIdleChannelShifted (void)
     Returns the IDLE channel value.

    __STATIC_INLINE uint32_t Chip_MRT_GetIntPending (void)

     Returns the interrupt pending status for all MRT channels.

    STATIC INLINE bool Chip MRT GetIntPendingByChannel (uint8 t ch)

     Returns the interrupt pending status for a singel MRT channel.

    __STATIC_INLINE void Chip_MRT_ClearIntPending (uint32_t mask)
```

Clears the interrupt pending status for one or more MRT channels.

# 8.33 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/packing.h File Reference

### **Macros**

```
    #define ALIGNED(n) /* Nothing */
```

### 8.33.1 Macro Definition Documentation

```
8.33.1.1 #define ALIGNED( n ) /* Nothing */
```

Definition at line 37 of file packing.h.

# 8.34 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pinint\_5411x.h File Reference

### **Data Structures**

struct LPC PIN INT T

LPC5411X Pin Interrupt and Pattern Match register block structure.

## **Macros**

- #define PININT ISEL PMODE MASK ((uint32 t) 0x00FF)
- #define PININT\_PMCTRL\_MASK ((uint32\_t) 0xFF000003)
- #define PININT\_PMCTRL\_PMATCH\_SEL (1 << 0)</li>
- #define PININT\_PMCTRL\_RXEV\_ENA (1 << 1)</li>
- #define PININT\_SRC\_BITSOURCE\_START 8
- #define PININT SRC BITSOURCE MASK 7
- #define PININT SRC BITCFG START 8
- #define PININT\_SRC\_BITCFG\_MASK 7
- #define PININTCH0 (1 << 0)
- #define PININTCH1 (1 << 1)
- #define PININTCH2 (1 << 2)
- #define PININTCH3 (1 << 3)</li>
- #define PININTCH4 (1 << 4)</li>
- #define PININTCH5 (1 << 5)
- #define PININTCH6 (1 << 6)
- #define PININTCH7 (1 << 7)</li>
- #define PININTCH(ch) (1 << (ch))</li>

## **Enumerations**

```
    enum Chip_PININT_SELECT_T {
        PININTSELECT0 = 0, PININTSELECT1 = 1, PININTSELECT2 = 2, PININTSELECT3 = 3,
        PININTSELECT4 = 4, PININTSELECT5 = 5, PININTSELECT6 = 6, PININTSELECT7 = 7 }

    enum Chip_PININT_BITSLICE_T {
            PININTBITSLICE0 = 0, PININTBITSLICE1 = 1, PININTBITSLICE2 = 2, PININTBITSLICE3 = 3,
            PININTBITSLICE4 = 4, PININTBITSLICE5 = 5, PININTBITSLICE6 = 6, PININTBITSLICE7 = 7 }

    enum Chip_PININT_BITSLICE_CFG_T {
            PININT_PATTERNCONST1 = 0x0, PININT_PATTERNRISING = 0x1, PININT_PATTERNFALLING = 0x2,
            PININT_PATTERNRISINGORFALLING = 0x3,
            PININT_PATTERNHIGH = 0x4, PININT_PATTERNLOW = 0x5, PININT_PATTERNCONST0 = 0x6, PININ←
            T_PATTERNEVENT = 0x7 }
```

## **Functions**

Return pattern match state.

```
    __STATIC_INLINE void Chip_PININT_Init (LPC_PIN_INT_T *pPININT)

     Initialize Pin interrupt block.

    STATIC INLINE void Chip PININT Delnit (LPC PIN INT T*pPININT)

     De-Initialize Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_SetPinModeEdge (LPC_PIN_INT_T *pPININT, uint32_t pins)

     Configure the pins as edge sensitive in Pin interrupt block.

    STATIC INLINE void Chip PININT SetPinModeLevel (LPC PIN INT T *pPININT, uint32 t pins)

     Configure the pins as level sensitive in Pin interrupt block.

    __STATIC_INLINE uint32_t Chip_PININT_GetPinMode (LPC_PIN_INT_T *pPININT)

     Return current PININT edge or level sensitive interrupt selection state.

    STATIC INLINE uint32 t Chip PININT GetHighEnabled (LPC PIN INT T *pPININT)

     Return current PININT rising edge or level interrupt enable state.

    __STATIC_INLINE void Chip_PININT_EnableIntHigh (LPC_PIN_INT_T *pPININT, uint32_t pins)

     Enable rising edge/level PININT interrupts for pins.

    STATIC INLINE void Chip PININT DisableIntHigh (LPC PIN INT T *pPININT, uint32 t pins)

     Disable rising edge/level PININT interrupts for pins.
• __STATIC_INLINE uint32_t Chip_PININT_GetLowEnabled (LPC_PIN_INT_T *pPININT)
     Return current PININT falling edge or level interrupt active level enable state.

    STATIC INLINE void Chip PININT EnableIntLow (LPC PIN INT T*pPININT, uint32 t pins)

     Enable falling edge/level active level PININT interrupts for pins.

    __STATIC_INLINE void Chip_PININT_DisableIntLow (LPC_PIN_INT_T *pPININT, uint32_t pins)

     Disable low edge/level active level PININT interrupts for pins.

    STATIC INLINE uint32 t Chip PININT GetRiseStates (LPC PIN INT T *pPININT)

     Return pin states that have a detected latched rising edge (RISE) state.

    STATIC_INLINE void Chip_PININT_ClearRiseStates (LPC_PIN_INT_T *pPININT, uint32_t pins)

     Clears pin states that had a latched rising edge (RISE) state.

    STATIC INLINE uint32 t Chip PININT GetFallStates (LPC PIN INT T *pPININT)

     Return pin states that have a detected latched falling edge (FALL) state.

    STATIC INLINE void Chip PININT ClearFallStates (LPC PIN INT T*PPININT, uint32 t pins)

     Clears pin states that had a latched falling edge (FALL) state.

    STATIC INLINE uint32 t Chip PININT GetIntStatus (LPC PIN INT T*pPININT)

     Get interrupt status from Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_ClearIntStatus (LPC_PIN_INT_T *pPININT, uint32_t pins)

     Clear interrupt status in Pin interrupt block.
 STATIC INLINE void Chip PININT SetPatternMatchSrc (LPC PIN INT T *pPININT, Chip PININT S←
  ELECT_T channelNum, Chip_PININT_BITSLICE_T sliceNum)
     Set source for pattern match in Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_SetPatternMatchConfig (LPC_PIN_INT_T *pPININT, Chip_PININT ←

  _BITSLICE_T sliceNum, Chip_PININT_BITSLICE_CFG_T slice_cfg, bool end_point)
     Configure the pattern matcch in Pin interrupt block.
• __STATIC_INLINE void Chip_PININT_EnablePatternMatch (LPC_PIN_INT_T *pPININT)
     Enable pattern match interrupts in Pin interrupt block.
• __STATIC_INLINE void Chip_PININT_DisablePatternMatch (LPC_PIN_INT_T *pPININT)
     Disable pattern match interrupts in Pin interrupt block.

    STATIC INLINE void Chip PININT EnablePatternMatchRxEv (LPC PIN INT T *pPININT)

     Enable RXEV output in Pin interrupt block.

    __STATIC_INLINE void Chip_PININT_DisablePatternMatchRxEv (LPC_PIN_INT_T *pPININT)

     Disable RXEV output in Pin interrupt block.

    __STATIC_INLINE uint32_t Chip_PININT_GetPatternMatchState (LPC_PIN_INT_T *pPININT)
```

# 8.35 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pintable\_5411x.h File Reference

## **Data Structures**

struct PINTABLE T

LPC5411X Pin table structure used for enhanced boot block support.

### **Macros**

- #define IMAGE ENH MARKER OFF 0x24
- #define IMAGE\_SINGLE\_ENH\_SIG 0xEDDC9494
- #define IMAGE\_DUAL\_ENH\_SIG 0x0FFEB6B6
- #define IMAGE\_BOOT\_BLOCK\_OFF 0x28
- #define IMAGE ENH BLOCK MARKER 0xFEEDA5A5
- #define SETPORTPIN(port, pin) (((port) & 0x7) << 5) | ((pin) & 0x1F)</li>

## **Enumerations**

# 8.36 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pll\_5411x.h File Reference

## **Data Structures**

struct PLL CONFIG T

PLL configuration structure This structure can be used to configure the settings for a PLL setup structure. Fill in the desired configuration for the PLL and call the PLL setup function to fill in a PLL setup structure.

• struct PLL SETUP T

PLL setup structure This structure can be used to pre-build a PLL setup configuration at run-time and quickly set the PLL to the configuration. It can be populated with the PLL setup function. If powering up or waiting for PLL lock, the PLL input clock source should be configured prior to PLL setup.

## **Macros**

• #define PLL CONFIGFLAG USEINRATE (1 << 0)

PLL configuration structure flags for 'flags' field These flags control how the PLL configuration function sets up the PLL setup structure.

- #define PLL\_CONFIGFLAG\_FORCENOFRACT (1 << 2)
- #define PLL\_SETUPFLAG\_POWERUP (1 << 0)

PLL setup structure flags for 'flags' field These flags control how the PLL setup function sets up the PLL.

- #define PLL\_SETUPFLAG\_WAITLOCK (1 << 1)</li>
- #define PLL\_SETUPFLAG\_ADGVOLT (1 << 2)</li>

## **Enumerations**

```
    enum CHIP SYSCON PLLCLKSRC T {

     SYSCON PLLCLKSRC FRO12MHZ = 0, SYSCON PLLCLKSRC CLKIN, SYSCON PLLCLKSRC WD↔
     T, SYSCON_PLLCLKSRC_RTC,
     SYSCON_PLLCLKSRC_DISABLED = 7 }
   enum SS PROGMODFM T {
     SS MF 512 = (0 << 20), SS MF 384 = (1 << 20), SS MF 256 = (2 << 20), SS MF 128 = (3 << 20),
     SS MF 64 = (4 << 20), SS MF 32 = (5 << 20), SS MF 24 = (6 << 20), SS MF 16 = (7 << 20)
         PLL Spread Spectrum (SS) Programmable modulation frequency See (MF) field in the SYSPLLSSCTRL1 register in
         the UM.
   enum SS PROGMODDP T {
     SS MR K0 = (0 << 23), SS MR K1 = (1 << 23), SS MR K1 = (2 << 23), SS MR K2 = (3 << 23),
     SS MR K3 = (4 << 23), SS MR K4 = (5 << 23), SS MR K6 = (6 << 23), SS MR K8 = (7 << 23) }
         PLL Spread Spectrum (SS) Programmable frequency modulation depth See (MR) field in the SYSPLLSSCTRL1
         reaister in the UM.

    enum SS MODWVCTRL T { SS MC NOC = (0 << 26), SS MC RECC = (2 << 26), SS MC MAXC = (3</li>

      << 26) }
         PLL Spread Spectrum (SS) Modulation waveform control See (MC) field in the SYSPLLSSCTRL1 register in the UM.
         Compensation for low pass filtering of the PLL to get a triangular modulation at the output of the PLL, giving a flat
         frequency spectrum.
   enum PLL ERROR T {
     PLL ERROR SUCCESS = 0, PLL ERROR OUTPUT TOO LOW, PLL ERROR OUTPUT TOO HIGH,
     PLL ERROR INPUT TOO LOW,
     PLL ERROR INPUT TOO HIGH, PLL ERROR OUTSIDE INTLIMIT }
         PLL status definitions.
Functions

    STATIC INLINE void Chip Clock SetSystemPLLSource (CHIP SYSCON PLLCLKSRC T src)

         Set System PLL clock source.

    uint32_t Chip_Clock_GetSystemPLLInClockRate (void)

         Return System PLL input clock rate.

    uint32 t Chip Clock GetSystemPLLOutClockRate (bool recompute)

         Return System PLL output clock rate.

    void Chip_Clock_SetBypassPLL (bool bypass)

         Enables and disables PLL bypass mode.

    STATIC INLINE bool Chip Clock IsSystemPLLLocked (void)

         Check if PLL is locked or not.

    uint32_t Chip_Clock_GetStoredPLLClockRate (void)

         Get the rate of pll from the stored value.

    void Chip_Clock_SetStoredPLLClockRate (uint32_t rate)

         Store the current PLL rate.

    uint32 t Chip Clock GetSystemPLLOutFromSetup (PLL SETUP T *pSetup)

         Return System PLL output clock rate from setup structure.

    PLL_ERROR_T Chip_Clock_SetupPLLData (PLL_CONFIG_T *pControl, PLL_SETUP_T *pSetup)

         Set PLL output based on the passed PLL setup data.
   • PLL_ERROR_T Chip_Clock_SetupSystemPLLPrec (PLL_SETUP_T *pSetup)
         Set PLL output from PLL setup structure (precise frequency)

    PLL_ERROR_T Chip_Clock_SetPLLFreq (const PLL_SETUP_T *pSetup)

         Set PLL output from PLL setup structure (precise frequency)
```

void Chip Clock SetupSystemPLL (uint32 t multiply by, uint32 t input freq)

Set PLL output based on the multiplier and input frequency.

# 8.37 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/pmu\_5411x.h File Reference

### **Data Structures**

• struct LPC PMU T

PMU register block structure.

### **Macros**

- #define PMU BOD RST (1 << 6)</li>
- #define PMU BOD INT (1 << 7)</li>

#### **Enumerations**

```
    enum CHIP_PMU_BODRSTLVL_T {
        PMU_BODRSTLVL_0, PMU_BODRSTLVL_1_50V = PMU_BODRSTLVL_0, PMU_BODRSTLVL_1, PMU
        _BODRSTLVL_1_85V = PMU_BODRSTLVL_1,
        PMU_BODRSTLVL_2, PMU_BODRSTLVL_2_00V = PMU_BODRSTLVL_2, PMU_BODRSTLVL_3, PMU
        _BODRSTLVL_2_30V = PMU_BODRSTLVL_3 }
```

enum CHIP\_PMU\_BODRINTVAL\_T {
 PMU\_BODINTVAL\_LVL0, PMU\_BODINTVAL\_2\_05v = PMU\_BODINTVAL\_LVL0, PMU\_BODINTVAL\_LV
 L1, PMU\_BODINTVAL\_2\_45v = PMU\_BODINTVAL\_LVL1,
 PMU\_BODINTVAL\_LVL2, PMU\_BODINTVAL\_2\_75v = PMU\_BODINTVAL\_LVL2, PMU\_BODINTVAL\_LV
 L3, PMU\_BODINTVAL\_3\_05v = PMU\_BODINTVAL\_LVL3 }

## **Functions**

• \_\_STATIC\_INLINE void Chip\_PMU\_SetBODLevels (CHIP\_PMU\_BODRSTLVL\_T rstlvl, CHIP\_PMU\_BOD ← RINTVAL\_T intlvl)

Set brown-out detection interrupt and reset levels.

STATIC INLINE void Chip PMU EnableBODReset (void)

Enable brown-out detection reset.

• \_\_STATIC\_INLINE void Chip\_PMU\_DisableBODReset (void)

Disable brown-out detection reset.

STATIC INLINE void Chip PMU EnableBODInt (void)

Enable brown-out detection interrupt.

\_\_STATIC\_INLINE void Chip\_PMU\_DisableBODInt (void)

Disable brown-out detection interrupt.

# 8.38 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/power lib 5411x.h File Reference

### **Macros**

- #define LPC5411X\_ROMVER\_0 (0x1100)
- #define LPC5411X ROMVER 1 (0x1101)
- #define LPC5411X ROMVER 2 (0x1102)

## **Enumerations**

## **Functions**

```
    void Chip_POWER_SetFROHFRate (uint32_t freq)
```

Sets the High Frequency FRO rate to (48MHz or 96MHz)

• uint32\_t Chip\_POWER\_SetPLL (uint32\_t multiply\_by, uint32\_t input\_freq)

Sets up the System PLL given the PLL input frequency and feedback multiplier.

uint32\_t Chip\_POWER\_SetVoltage (uint32\_t desired\_freq)

Set optimal system voltage based on passed system frequency.

void Chip\_POWER\_SetLowPowerVoltage (uint32\_t freq)

Set low-power voltage levels for LP mode.

void Chip\_POWER\_EnterPowerMode (POWER\_MODE\_T mode, uint32\_t peripheral\_ctrl)

Enters the selected power state.

• uint32 t Chip POWER GetROMVersion (void)

Return ROM version.

# 8.39 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/ring\_buffer.h File Reference

```
#include "lpc_types.h"
#include "cmsis.h"
```

#### **Data Structures**

struct RINGBUFF T

Ring buffer structure.

## **Macros**

- #define RB\_VHEAD(rb) (\*(volatile uint32\_t \*) &(rb)->head)
- #define RB\_VTAIL(rb) (\*(volatile uint32\_t \*) &(rb)->tail)

# **Functions**

• int RingBuffer\_Init (RINGBUFF\_T \*RingBuff, void \*buffer, int itemSize, int count, void \*(\*cpyFunc)(void \*dst, const void \*src, uint32\_t len))

Initialize ring buffer.

STATIC INLINE void RingBuffer Flush (RINGBUFF T \*RingBuff)

Resets the ring buffer to empty.

\_\_STATIC\_INLINE int RingBuffer\_GetSize (RINGBUFF\_T \*RingBuff)

Return size the ring buffer.

• \_\_STATIC\_INLINE int RingBuffer\_GetCount (RINGBUFF\_T \*RingBuff)

Return number of items in the ring buffer.

• \_\_STATIC\_INLINE int RingBuffer\_GetFree (RINGBUFF\_T \*RingBuff)

Return number of free items in the ring buffer.

\_\_STATIC\_INLINE int RingBuffer\_IsFull (RINGBUFF\_T \*RingBuff)

Return number of items in the ring buffer.

STATIC INLINE int RingBuffer IsEmpty (RINGBUFF T \*RingBuff)

Return empty status of ring buffer.

• int RingBuffer Insert (RINGBUFF T \*RingBuff, const void \*data)

Insert a single item into ring buffer.

```
    int RingBuffer_InsertMult (RINGBUFF_T *RingBuff, const void *data, int num)
        Insert an array of items into ring buffer.
    int RingBuffer_Pop (RINGBUFF_T *RingBuff, void *data)
```

Pop an item from the ring buffer.

• int RingBuffer\_PopMult (RINGBUFF\_T \*RingBuff, void \*data, int num)

Pop an array of items from the ring buffer.

# 8.40 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/romapi\_5411x.h File Reference

```
#include <stdint.h>
#include "iap.h"
#include "error.h"
#include "cmsis.h"
```

### **Data Structures**

struct LPC\_ROM\_API\_T
 High level ROM API structure.

### Macros

- #define LPC\_ROM\_API\_BASE\_LOC 0x03000200UL
- #define LPC\_ROM\_API (\*(LPC\_ROM\_API\_T \* \*) LPC\_ROM\_API\_BASE\_LOC)
- #define IAP\_ENTRY\_LOCATION 0x03000205

### **Functions**

static INLINE void iap\_entry (unsigned int cmd\_param[5], unsigned int status\_result[4])
 LPC5410x IAP\_ENTRY API function type.

# 8.41 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/rtc\_5411x.h File Reference

## **Data Structures**

struct LPC\_RTC\_T

LPC5411X Real Time clock register block structure.

## **Macros**

- #define RTC\_CTRL\_SWRESET (1 << 0)</li>
- #define RTC\_CTRL\_ALARM1HZ (1 << 2)
- #define RTC\_CTRL\_WAKE1KHZ (1 << 3)
- #define RTC\_CTRL\_ALARMDPD\_EN (1 << 4)
- #define RTC\_CTRL\_WAKEDPD\_EN (1 << 5)
- #define RTC\_CTRL\_RTC1KHZ\_EN (1 << 6)
- #define RTC CTRL RTC EN (1 << 7)</li>
- #define RTC\_CTRL\_RTC\_OSC\_PD (1 << 8)</li>
- #define RTC\_CTRL\_RTC\_OSC\_BYPASS (1 << 9)</li>
- #define RTC\_CTRL\_MASK ((uint32\_t) 0x0000003FD)

### **Functions**

```
    __STATIC_INLINE void Chip_RTC_Init (LPC_RTC_T *pRTC)

     Initialize the RTC peripheral.

    STATIC INLINE void Chip RTC Delnit (LPC RTC T*pRTC)

     De-initialize the RTC peripheral.

    __STATIC_INLINE void Chip_RTC_EnableOptions (LPC_RTC_T *pRTC, uint32_t flags)

     Enable RTC options.

    STATIC INLINE void Chip RTC DisableOptions (LPC RTC T*pRTC, uint32 t flags)

     Disable RTC options.

    STATIC INLINE void Chip RTC Reset (LPC RTC T*pRTC)

     Reset RTC.
• STATIC_INLINE void Chip_RTC_Enable (LPC_RTC_T *pRTC)
     Enables the RTC.

    __STATIC_INLINE void Chip_RTC_Disable (LPC_RTC_T *pRTC)

     Disables the RTC.

    STATIC INLINE void Chip RTC PowerUp (LPC RTC T*pRTC)

     Power up the RTC.

    __STATIC_INLINE void Chip_RTC_PowerDown (LPC_RTC_T *pRTC)

     Disables the RTC.

    STATIC INLINE void Chip RTC Enable1KHZ (LPC RTC T*pRTC)

     Enables the RTC 1KHz high resolution timer.

    __STATIC_INLINE void Chip_RTC_Disable1KHZ (LPC_RTC_T *pRTC)

     Disables the RTC 1KHz high resolution timer.

    STATIC INLINE void Chip RTC EnableWakeup (LPC RTC T*pRTC, uint32 t ints)

     Enables selected RTC wakeup events.

    __STATIC_INLINE void Chip_RTC_DisableWakeup (LPC_RTC_T *pRTC, uint32_t ints)

     Disables selected RTC wakeup events.

    STATIC INLINE void Chip RTC ClearStatus (LPC RTC T *pRTC, uint32 t stsMask)

     Clears latched RTC statuses.

    __STATIC_INLINE uint32_t Chip_RTC_GetStatus (LPC_RTC_T *pRTC)

     Return RTC control/status register.

    __STATIC_INLINE void Chip_RTC_SetAlarm (LPC_RTC_T *pRTC, uint32_t count)

     Set RTC match value for alarm status/interrupt.

    __STATIC_INLINE uint32_t Chip_RTC_GetAlarm (LPC_RTC_T *pRTC)

     Return the RTC match value used for alarm status/interrupt.

    STATIC INLINE void Chip RTC SetCount (LPC RTC T*pRTC, uint32 t count)

     Set RTC match count for 1 second timer count.

    __STATIC_INLINE uint32_t Chip_RTC_GetCount (LPC_RTC_T *pRTC)

     Get current RTC 1 second timer count.

    STATIC INLINE void Chip RTC SetWake (LPC RTC T*pRTC, uint16 t count)

     Set RTC wake count countdown value (in mS ticks)

    __STATIC_INLINE uint16_t Chip_RTC_GetWake (LPC_RTC_T *pRTC)

     Get RTC wake count countdown value.
```

# 8.42 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/rtc\_ut.h File Reference

```
#include "chip.h"
#include <stdlib.h>
#include <time.h>
```

### **Macros**

- #define TM YEAR BASE (1970)
- #define TM\_DAYOFWEEK (4)

## **Functions**

void ConvertRtcTime (uint32 t rtcTick, struct tm \*pTime)

Converts a RTC tick time to Universal time.

void ConvertTimeRtc (struct tm \*pTime, uint32 t \*rtcTick)

Converts a Universal time to RTC tick time.

# 8.43 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/sct\_5411x.h File Reference

### **Data Structures**

struct LPC SCT T

State Configurable Timer register block structure.

### **Macros**

- #define CONFIG\_SCT\_nEV (13)
- #define CONFIG SCT nRG (13)
- #define CONFIG\_SCT\_nOU (8)
- #define CONFIG SCT nIN (8)
- #define SCT\_CONFIG\_16BIT\_COUNTER 0x00000000

Macro defines for SCT configuration register.

- #define SCT\_CONFIG\_32BIT\_COUNTER 0x00000001
- #define SCT CONFIG CLKMODE BUSCLK (0x0 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_SCTCLK (0x1 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_INCLK (0x2 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_INEDGECLK (0x3 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_SYSCLK (0x0 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_PRESCALED\_SYSCLK (0x1 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_SCT\_INPUT (0x2 << 1)</li>
- #define SCT\_CONFIG\_CLKMODE\_PRESCALED\_SCT\_INPUT (0x3 << 1)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_0 (0x0UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_0 (0x1UL << 3)
- #define SCT CONFIG CKSEL RISING IN 1 (0x2UL << 3)</li>
- #define SCT CONFIG CKSEL FALLING IN 1 (0x3UL << 3)
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_2 (0x4UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_2 (0x5UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_3 (0x6UL << 3)</li>
- #define SCT CONFIG CKSEL FALLING IN 3 (0x7UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_4 (0x8UL << 3)</li>
- #define SCT CONFIG CKSEL FALLING IN 4 (0x9UL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_5 (0xAUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_5 (0xBUL << 3)
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_6 (0xCUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_6 (0xDUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_RISING\_IN\_7 (0xEUL << 3)</li>
- #define SCT\_CONFIG\_CKSEL\_FALLING\_IN\_7 (0xFUL << 3)</li>

```
    #define SCT CONFIG NORELOADL U (0x1 << 7)</li>

    #define SCT_CONFIG_NORELOADH (0x1 << 8)</li>

    #define SCT CONFIG AUTOLIMIT U (0x1UL << 17)</li>

    #define SCT CONFIG AUTOLIMIT L (0x1UL << 17)</li>

    #define SCT CONFIG AUTOLIMIT H (0x1UL << 18)</li>

    #define COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZERO 0

     Macro defines for SCT control register.

    #define COUNTUP_TO LIMIT_THEN_COUNTDOWN_TO_ZERO 1

    #define SCT_CTRL_STOP_L (1 << 1)</li>

    #define SCT CTRL HALT L (1 << 2)</li>

    #define SCT_CTRL_CLRCTR_L (1 << 3)</li>

    #define SCT CTRL BIDIR L(x) (((x) & 0x01) << 4)</li>

    #define SCT_CTRL_PRE_L(x) (((x) & 0xFF) << 5)</li>

• #define COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZERO 0
     Macro defines for SCT control register.

    #define COUNTUP_TO LIMIT_THEN_COUNTDOWN_TO_ZERO 1

    #define SCT_CTRL_STOP_H (1 << 17)</li>

    #define SCT_CTRL_HALT_H (1 << 18)</li>

    #define SCT_CTRL_CLRCTR_H (1 << 19)</li>

    #define SCT CTRL BIDIR H(x) (((x) & 0x01) << 20)</li>

    #define SCT_CTRL_PRE_H(x) (((x) & 0xFF) << 21)</li>

    #define SCT_EV_CTRL_MATCHSEL(reg) (reg << 0)</li>

    #define SCT_EV_CTRL_HEVENT_L (0UL << 4)</li>

    #define SCT_EV_CTRL_HEVENT_H (1UL << 4)</li>

    #define SCT_EV_CTRL_OUTSEL_INPUT (0UL << 5)</li>

    #define SCT_EV_CTRL_OUTSEL_OUTPUT (0UL << 5)</li>

    #define SCT_EV_CTRL_IOSEL(signal) (signal << 6)</li>

    #define SCT_EV_CTRL_IOCOND_LOW (0UL << 10)</li>

    #define SCT_EV_CTRL_IOCOND_RISE (0x1UL << 10)</li>

    #define SCT_EV_CTRL_IOCOND_FALL (0x2UL << 10)</li>

    #define SCT EV CTRL IOCOND HIGH (0x3UL << 10)</li>

    #define SCT_EV_CTRL_COMBMODE_OR (0x0UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_MATCH (0x1UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_IO (0x2UL << 12)</li>

    #define SCT_EV_CTRL_COMBMODE_AND (0x3UL << 12)</li>

    #define SCT_EV_CTRL_STATELD (0x1UL << 14)</li>

    #define SCT EV CTRL STATEV(x) (x << 15)</li>

    #define SCT_EV_CTRL_MATCHMEM (0x1UL << 20)</li>

    #define SCT_EV_CTRL_DIRECTION_INDEPENDENT (0x0UL << 21)</li>

    #define SCT_EV_CTRL_DIRECTION_UP (0x1UL << 21)</li>

    #define SCT_EV_CTRL_DIRECTION_DOWN (0x2UL << 21)</li>

• #define SCT_RES_NOCHANGE (0)
     Macro defines for SCT Conflict resolution register.

    #define SCT_RES_SET_OUTPUT (1)

• #define SCT RES CLEAR OUTPUT (2)
• #define SCT RES TOGGLE OUTPUT (3)
```

### **Enumerations**

```
enum CHIP_SCT_MATCH_REG_T {
    SCT_MATCH_0 = 0, SCT_MATCH_1, SCT_MATCH_2, SCT_MATCH_3,
    SCT_MATCH_4, SCT_MATCH_5, SCT_MATCH_6, SCT_MATCH_7,
    SCT_MATCH_8, SCT_MATCH_9, SCT_MATCH_10, SCT_MATCH_11,
    SCT_MATCH_12, SCT_MATCH_13, SCT_MATCH_14, SCT_MATCH_15 }

enum CHIP_SCT_EVENT_T {
    SCT_EVT_0 = (1 << 0), SCT_EVT_1 = (1 << 1), SCT_EVT_2 = (1 << 2), SCT_EVT_3 = (1 << 3),
    SCT_EVT_4 = (1 << 4), SCT_EVT_5 = (1 << 5), SCT_EVT_6 = (1 << 6), SCT_EVT_7 = (1 << 7),
    SCT_EVT_8 = (1 << 8), SCT_EVT_9 = (1 << 9), SCT_EVT_10 = (1 << 10), SCT_EVT_11 = (1 << 11),
    SCT_EVT_12 = (1 << 12), SCT_EVT_13 = (1 << 13), SCT_EVT_14 = (1 << 14), SCT_EVT_15 = (1 << 15) }</li>
```

### **Functions**

```
• __STATIC_INLINE void Chip_SCT_EventControl (LPC_SCT_T *pSCT, uint32_t event_number, uint32_  
t value)
```

Set event control register.

\_\_STATIC\_INLINE void Chip\_SCT\_EventStateMask (LPC\_SCT\_T \*pSCT, uint32\_t event\_number, uint32
 — t event\_state\_mask)

Set event state mask register.

 $\bullet \ \_\_STATIC\_INLINE \ void \ Chip\_SCT\_Config \ (LPC\_SCT\_T \ *pSCT, \ uint 32\_t \ cfg)$ 

Set configuration register.

\_\_STATIC\_INLINE void Chip\_SCT\_Limit (LPC\_SCT\_T \*pSCT, uint32\_t value)

Configures the Limit register.

void Chip SCT SetClrControl (LPC SCT T\*pSCT, uint32 t value, FunctionalState ena)

Set or Clear the Control register.

void Chip\_SCT\_SetConflictResolution (LPC\_SCT\_T \*pSCT, uint8\_t outnum, uint8\_t value)

Set the conflict resolution.

• STATIC INLINE void Chip SCT SetCount (LPC SCT T \*pSCT, uint32 t count)

Set unified count value in State Configurable Timer.

• \_\_STATIC\_INLINE void Chip\_SCT\_SetCountL (LPC\_SCT\_T \*pSCT, uint16\_t count)

Set lower count value in State Configurable Timer.

\_\_STATIC\_INLINE void Chip\_SCT\_SetCountH (LPC\_SCT\_T \*pSCT, uint16\_t count)

Set higher count value in State Configurable Timer.

• \_\_STATIC\_INLINE void Chip\_SCT\_SetMatchCount (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32\_t value)

Set unified match count value in State Configurable Timer.

• \_\_STATIC\_INLINE void Chip\_SCT\_SetMatchReload (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_MATCH\_REG\_T n, uint32 t value)

Set unified match reload count value in State Configurable Timer.

- \_\_STATIC\_INLINE void Chip\_SCT\_EnableEventInt (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_EVENT\_T evt)

  Enable the interrupt for the specified event in State Configurable Timer.
- \_\_STATIC\_INLINE void Chip\_SCT\_DisableEventInt (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_EVENT\_T evt)

  Disable the interrupt for the specified event in State Configurable Timer.
- \_\_STATIC\_INLINE void Chip\_SCT\_ClearEventFlag (LPC\_SCT\_T \*pSCT, CHIP\_SCT\_EVENT\_T evt)

  Clear the specified event flag in State Configurable Timer.
- \_\_STATIC\_INLINE void Chip\_SCT\_SetControl (LPC\_SCT\_T \*pSCT, uint32\_t value)

Set control register in State Configurable Timer.

STATIC INLINE void Chip SCT ClearControl (LPC SCT T \*pSCT, uint32 t value)

Clear control register in State Configurable Timer.

void Chip\_SCT\_Init (LPC\_SCT\_T \*pSCT)

Initializes the State Configurable Timer.

void Chip\_SCT\_DeInit (LPC\_SCT\_T \*pSCT)

Deinitializes the State Configurable Timer.

# 8.44 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/sct\_pwm\_5411x.h File Reference

### **Functions**

```
    __STATIC_INLINE uint32_t Chip_SCTPWM_GetTicksPerCycle (LPC_SCT_T *pSCT)
    Get number of ticks per PWM cycle.
```

- \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_PercentageToTicks (LPC\_SCT\_T \*pSCT, uint8\_t percent)
   Converts a percentage to ticks.
- \_\_STATIC\_INLINE uint32\_t Chip\_SCTPWM\_GetDutyCycle (LPC\_SCT\_T \*pSCT, uint8\_t index)
   Get number of ticks on per PWM cycle.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_SetDutyCycle (LPC\_SCT\_T \*pSCT, uint8\_t index, uint32\_t ticks)
   Get number of ticks on per PWM cycle.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_Init (LPC\_SCT\_T \*pSCT)

  Initialize the SCT/PWM clock and reset.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_Start (LPC\_SCT\_T \*pSCT)
   Start the SCT PWM.
- \_\_STATIC\_INLINE void Chip\_SCTPWM\_Stop (LPC\_SCT\_T \*pSCT)
   Stop the SCT PWM.
- void Chip\_SCTPWM\_SetRate (LPC\_SCT\_T \*pSCT, uint32\_t freq)

Sets the frequency of the generated PWM wave.

• void Chip\_SCTPWM\_SetOutPin (LPC\_SCT\_T \*pSCT, uint8\_t index, uint8\_t pin)

Setup the OUTPUT pin and associate it with an index.

# 8.45 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spi\_common\_5411x.h File Reference

## **Data Structures**

- struct LPC\_SPI\_T
  - SPI register block structure.
- struct SPI CFGSETUP T

## **Macros**

- #define SPI\_CFG\_BITMASK (0x0FBD) /\*\* SPI register bit mask \*/
- #define SPI\_CFG\_SPI\_EN (1 << 0) /\*\* SPI Slave Mode Select \*/</li>
- #define SPI\_CFG\_SLAVE\_EN (0 << 0) /\*\* SPI Master Mode Select \*/</li>
- #define SPI\_CFG\_MASTER\_EN (1 << 2) /\*\* SPI MSB First mode enable \*/</li>
- #define SPI\_CFG\_MSB\_FIRST\_EN (0 << 3) /\*\* SPI LSB First mode enable \*/
- #define SPI CFG LSB FIRST EN (1 << 3) /\*\* SPI Clock Phase Select \*/
- #define SPI\_CFG\_CPHA\_FIRST (0 << 4) /\*\* Capture data on the first edge, Change data on the following edge \*/
- #define SPI\_CFG\_CPHA\_SECOND (1 << 4) /\*\* SPI Clock Polarity Select \*/</li>
- #define SPI\_CFG\_CPOL\_LO (0 << 5) /\*\* The rest state of the clock (between frames) is low. \*/</li>
- #define SPI\_CFG\_CPOL\_HI (1 << 5) /\*\* The rest state of the clock (between frames) is high. \*/
- #define SPI CFG LBM EN (1 << 7) /\*\* SPI control 1 loopback mode enable \*/</li>
- #define SPI\_CFG\_SPOL\_LO (0 << 8) /\*\* SPI SSEL0 Polarity Select \*/</li>

```
    #define SPI_CFG_SPOL_HI (1 << 8) /** SSEL0 is active High */</li>
```

- #define SPI\_CFG\_SPOLNUM\_HI(n) (1 << ((n) + 8)) /\*\* SSELN is active High, selects 0 3 \*/</li>
- #define SPI DLY BITMASK (0xFFFF) /\*\* SPI DLY Register Mask \*/
- #define SPI\_DLY\_PRE\_DELAY(n) (((n) & 0x0F) << 0) /\*\* Time in SPI clocks between SSEL assertion and the beginning of a data frame \*/
- #define SPI\_DLY\_POST\_DELAY(n) (((n) & 0x0F) << 4) /\*\* Time in SPI clocks between the end of a data frame and SSEL deassertion. \*/
- #define SPI\_DLY\_FRAME\_DELAY(n) (((n) & 0x0F) << 8) /\*\* Minimum time in SPI clocks between adjacent data frames. \*/
- #define SPI\_DLY\_TRANSFER\_DELAY(n) (((n) & 0x0F) << 12) /\*\* Minimum time in SPI clocks that the SSEL is deasserted between transfers. \*/
- #define SPI STAT BITMASK (0x01F0) /\*\* SPI STAT Register BitMask \*/
- #define SPI\_STAT\_SSA (1 << 4) /\*\* Slave Select Assert \*/</li>
- #define SPI STAT SSD (1 << 5) /\*\* Slave Select Deassert \*/</li>
- #define SPI\_STAT\_STALLED (1 << 6) /\*\* Stalled status flag \*/</li>
- #define SPI STAT EOT (1 << 7) /\*\* End Transfer flag \*/</li>
- #define SPI STAT MSTIDLE (1 << 8) /\*\* Idle status flag \*/</li>
- #define SPI\_INT\_BITMASK (0x0130) /\*\* SPI interrupt Enable/Disable bits \*/
- #define SPI\_INT\_SSAEN (1 << 4) /\*\* Slave Select is asserted interrupt [BIT-4 of INTENSET/INTENCL

  R/INTSTAT register] \*/</li>
- #define SPI\_INT\_MSTIDLE (1 << 8) /\*\* SPI master is Idle [BIT-8 of INTENSET/INTENCLR/INTSTA

  T register] \*/</li>
- #define SPI\_FIFOCFG\_ENABLETX (1 << 0)</li>

### SPI FIFO Configuration register bits.

- #define SPI\_FIFOCFG\_ENABLERX (1 << 1)</li>
- #define SPI FIFOCFG DMATX (1 << 12)</li>
- #define SPI\_FIFOCFG\_DMARX (1 << 13)</li>
- #define SPI\_FIFOCFG\_WAKETX (1 << 14)</li>
- #define SPI\_FIFOCFG\_WAKERX (1 << 15)
- #define SPI\_FIFOCFG\_EMPTYTX (1 << 16)</li>
- #define SPI\_FIFOCFG\_EMPTYRX (1 << 17)</li>
- #define SPI\_FIFO\_DEPTH (8) /\*\* SPI-FIFO How many entries are in the FIFO \*/

## Macro defines for FIFO Status register.

- #define SPI\_FIFOSTAT\_BITMASK (0x1F1FFB) /\*\* SPI-FIFO STAT Register BitMask \*/
- #define SPI\_FIFOSTAT\_TXERR (1 << 0) /\*\* SPI-FIFO transmit error \*/</li>
- #define SPI\_FIFOSTAT\_RXERR (1 << 1) /\*\* SPI-FIFO receive error \*/</li>
- #define SPI\_FIFOSTAT\_PERINT (1 << 3) /\*\* SPI-FIFO peripheral (SPI) interrupt \*/</li>
- #define SPI\_FIFOSTAT\_TXEMPTY (1 << 4) /\*\* SPI-FIFO transmitter empty \*/</li>
- #define SPI\_FIFOSTAT\_TXNOTFULL (1 << 5) /\*\* SPI-FIFO transmitter not full \*/</li>
- #define SPI\_FIFOSTAT\_RXNOTEMPTY (1 << 6) /\*\* SPI-FIFO receiver not empty \*/</li>
- #define SPI\_FIFOSTAT\_RXFULL (1 << 7) /\*\* SPI-FIFO receiver not full \*/</li>
- #define SPI\_FIFOSTAT\_TXLVL(val) (((val) >> 8) & 0x1F) /\*\* SPI-FIFO extract transmit level \*/
- #define SPI\_FIFOSTAT\_RXLVL(val) (((val) >> 16) & 0x1F) /\*\* SPI-FIFO extract receive level \*/
- #define SPI\_FIFOTRIG\_BITMASK (0x000f0f03) /\*\* SPI FIFO trigger settings Register BitMask \*/

## UART FIFO trigger settings register defines.

- #define SPI\_FIFOTRIG\_TXLVLENA (1 << 0)</li>
- #define SPI\_FIFOTRIG\_RXLVLENA (1 << 1)</li>
- #define SPI\_FIFOTRIG\_TXLVL(IvI) ((IvI & 0x0f) << 8)</li>
- #define SPI\_FIFOTRIG\_RXLVL(IvI) ((IvI & 0x0f) << 16)</li>
- #define SPI FIFOTRIG TXLVL DEFAULT 4
- #define SPI FIFOTRIG RXLVL DEFAULT 0
- #define SPI\_FIFOINT\_BITMASK (0x001F) /\*\* FIFO interrupt Bit mask \*/

Macro defines for SPI Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCLR/← FIFOINTSTAT registers].

- #define SPI\_FIFOINT\_TXERR (1 << 0) /\*\* TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCL

  R/FIFOINTSTAT register] \*/</li>
- #define SPI\_FIFOINT\_RXERR (1 << 1) /\*\* RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENCL
   — R/FIFOINTSTAT register] \*/</li>
- #define SPI\_FIFOINT\_RXLVL (1 << 3) /\*\* RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINTE

  NCLR/FIFOINTSTAT register] \*/</li>
- #define SPI\_FIFOINT\_PERINT (1 << 4) /\*\* SPI peripheral interrupt [BIT-4 of FIFOINTSTAT register] \*/</li>
- #define SPI\_RXDAT\_BITMASK (0x1FFFFF) /\*\* SPI RXDAT Register BitMask \*/
- #define SPI RXDAT DATA(n) ((n) & 0xFFFF) /\*\* Receiver Data \*/
- #define SPI\_RXDAT\_RXSSELN(n) ((~((n >> 16) & 0x0f)) & 0x0f) /\*\* Determine the active SSEL pin \*/
- #define SPI\_RXDAT\_RXSSELN\_ACTIVE (0 << 16) /\*\* The state of SSEL pin is active \*/
- #define SPI\_RXDAT\_SOT (1 << 20) /\*\* Start of Transfer flag \*/
- #define SPI\_TXDAT\_BITMASK (0xF7FFFFF) /\*\* SPI TXDATCTL Register BitMask \*/
- #define SPI\_TXDAT\_DATA(n) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/
- #define SPI\_TXDAT\_CTRLMASK (0xF7F) /\*\* SPI\_TXDATCTL Register BitMask for control bits only \*/
- #define SPI TXDAT ASSERT SSEL (0) /\*\* Assert SSEL0 pin \*/
- #define SPI\_TXDAT\_ASSERTNUM\_SSEL(n) ((~(1 << (n))) & 0x0f) /\*\* Assert SSELN pin \*/</li>
- #define SPI\_TXDAT\_DEASSERT\_SSEL (1) /\*\* Deassert SSEL0 pin \*/
- #define SPI\_TXDAT\_DEASSERTNUM\_SSEL(n) (1 << (n)) /\*\* Deassert SSELN pin \*/</li>
- #define SPI TXDAT DEASSERT ALL (0xF) /\*\* Deassert all SSEL pins \*/
- #define SPI\_TXDAT\_EOT (1 << 4) /\*\* End of Transfer flag (TRANSFER\_DELAY is applied after sending the current frame) \*/
- #define SPI\_TXDAT\_EOF (1 << 5) /\*\* End of Frame flag (FRAME\_DELAY is applied after sending the current part) \*/
- #define SPI\_TXDAT\_RXIGNORE (1 << 6) /\*\* Receive Ignore Flag \*/</li>
- #define SPI\_TXDAT\_FLEN(n) (((n) & 0x0F) << 8) /\*\* Frame length 1 \*/</li>
- #define SPI\_TXDAT\_FLENMASK (0xF << 8) /\*\* Frame length mask \*/
- #define SPI\_TXDAT\_DATA(n) ((n) & 0xFFFF) /\*\* SPI Transmit Data \*/
- #define SPI\_DIV\_VAL(n) ((n) & 0xFFFF) /\*\* Rate divider value mask (In Master Mode only)\*/
- #define Chip\_SPI\_ReadFIFO Chip\_SPI\_ReadRawRXFifo
- #define Chip SPI ReadFIFOdata Chip SPI ReadRXData
- #define Chip\_SPI\_WriteFIFOcd Chip\_SPI\_SetTXCTRLData
- #define Chip SPI WriteFIFOdata Chip SPI WriteTXData
- #define Chip SPI FlushFIFOs Chip SPI FlushFifos

## **Enumerations**

enum ROM\_SPI\_CLOCK\_MODE\_T {
 ROM\_SPI\_CLOCK\_CPHA0\_CPOL0 = 0, ROM\_SPI\_CLOCK\_MODE0 = ROM\_SPI\_CLOCK\_CPHA0\_CP↔
 OL0, ROM\_SPI\_CLOCK\_CPHA1\_CPOL0 = 1, ROM\_SPI\_CLOCK\_MODE1 = ROM\_SPI\_CLOCK\_CPHA1 ↔
 \_CPOL0,
 ROM\_SPI\_CLOCK\_CPHA0\_CPOL1 = 2, ROM\_SPI\_CLOCK\_MODE2 = ROM\_SPI\_CLOCK\_CPHA0\_CP↔

ROM\_SPI\_CLOCK\_CPHA0\_CPOL1 = 2, ROM\_SPI\_CLOCK\_MODE2 = ROM\_SPI\_CLOCK\_CPHA0\_CP 
OL1, ROM\_SPI\_CLOCK\_CPHA1\_CPOL1 = 3, ROM\_SPI\_CLOCK\_MODE3 = ROM\_SPI\_CLOCK\_CPHA1 
\_CPOL1 }

SPI Clock Mode.

enum SPI\_CLOCK\_MODE\_T {
 SPI\_CLOCK\_CPHA0\_CPOL0 = SPI\_CFG\_CPOL\_LO | SPI\_CFG\_CPHA\_FIRST, SPI\_CLOCK\_MODE0 =
 SPI\_CLOCK\_CPHA0\_CPOL0, SPI\_CLOCK\_CPHA1\_CPOL0 = SPI\_CFG\_CPOL\_LO | SPI\_CFG\_CPHA\_←
 SECOND, SPI\_CLOCK\_MODE1 = SPI\_CLOCK\_CPHA1\_CPOL0,
 SPI\_CLOCK\_CPHA0\_CPOL1 = SPI\_CFG\_CPOL\_HI | SPI\_CFG\_CPHA\_FIRST, SPI\_CLOCK\_MODE2 =
 SPI\_CLOCK\_CPHA0\_CPOL1, SPI\_CLOCK\_CPHA1\_CPOL1 = SPI\_CFG\_CPOL\_HI | SPI\_CFG\_CPHA←
 \_SECOND, SPI\_CLOCK\_MODE3 = SPI\_CLOCK\_CPHA1\_CPOL1 }
 SPI\_Clock\_Mode.

## **Functions**

```
    int Chip SPI Init (LPC SPI T*pSPI)

     Initialize the SPI.

    STATIC INLINE void Chip SPI Delnit (LPC SPI T*pSPI)

     Disable SPI operation.

    __STATIC_INLINE void Chip_SPI_SetCFGRegBits (LPC_SPI_T *pSPI, uint32_t bits)

     Set SPI CFG register values.

    STATIC INLINE void Chip SPI ClearCFGRegBits (LPC SPI T *pSPI, uint32 t bits)

     Clear SPI CFG register values.

    __STATIC_INLINE void Chip_SPI_Enable (LPC_SPI_T *pSPI)

     Enable SPI peripheral.
• __STATIC_INLINE void Chip_SPI_Disable (LPC_SPI_T *pSPI)
     Disable SPI peripheral.
• __STATIC_INLINE void Chip_SPI_EnableSlaveMode (LPC_SPI_T *pSPI)
     Enable SPI slave mode.

    STATIC INLINE void Chip SPI EnableLSBFirst (LPC SPI T *pSPI)

     Enable LSB First transfers.
• __STATIC_INLINE void Chip_SPI_EnableMSBFirst (LPC_SPI_T *pSPI)
     Enable MSB First transfers.

    STATIC INLINE void Chip SPI SetSPIMode (LPC SPI T*pSPI, SPI CLOCK MODE T mode)

     Set SPI mode.

    STATIC INLINE void Chip SPI SetCSPolHigh (LPC SPI T *pSPI, uint8 t csNum)

     Set polarity on the SPI chip select high.

    STATIC INLINE void Chip SPI SetCSPolLow (LPC SPI T*pSPI, uint8 t csNum)

     Set polarity on the SPI chip select low.

    void Chip SPI ConfigureSPI (LPC SPI T*pSPI, SPI CFGSETUP T*pCFG)

     Setup SPI configuration.

    __STATIC_INLINE uint32_t Chip_SPI_GetStatus (LPC_SPI_T *pSPI)

     Get the current status of SPI controller.

    STATIC INLINE void Chip SPI ClearStatus (LPC SPI T*pSPI, uint32 t Flag)

     Clear SPI status.

    __STATIC_INLINE void Chip_SPI_EnableInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Enable a SPI interrupt.

    __STATIC_INLINE void Chip_SPI_DisableInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Disable a SPI interrupt.

    __STATIC_INLINE uint32_t Chip_SPI_GetEnabledInts (LPC_SPI_T *pSPI)

     Return enabled SPI interrupts.

    __STATIC_INLINE uint32_t Chip_SPI_GetPendingInts (LPC_SPI_T *pSPI)

     Return pending SPI interrupts.
• __STATIC_INLINE void Chip_SPI_SetFIFOCfg (LPC_SPI_T *pSPI, uint32_t cfg)
     Set FIFO Configuration register.

    __STATIC_INLINE void Chip_SPI_ClearFIFOCfg (LPC_SPI_T *pSPI, uint32_t cfg)

     Clear FIFO Configuration register.

    STATIC INLINE uint32 t Chip SPI GetFIFOStatus (LPC SPI T *pSPI)

     Get the current status of SPI controller FIFO.

    STATIC INLINE void Chip SPI ClearFIFOStatus (LPC SPI T *pSPI, uint32 t mask)

     Clear the FIFO status register.

    STATIC INLINE void Chip SPI SetFIFOTrigLevel (LPC SPI T *pSPI, uint8 t tx lvl, uint8 t rx lvl)

     Setup SPI FIFO trigger-level.

    __STATIC_INLINE uint32_t Chip_SPI_GetFIFOTrigLevel (LPC_SPI_T *pSPI)
```

```
Get SPI FIFO trigger-level.

    __STATIC_INLINE void Chip_SPI_EnableFIFOInts (LPC_SPI_T *pSPI, uint32_t intMask)

     Enable a SPI FIFO interrupt.

    STATIC INLINE void Chip SPI DisableFIFOInts (LPC SPI T *pSPI, uint32 t intMask)

     Disable a SPI FIFO interrupt.

    __STATIC_INLINE uint32_t Chip_SPI_GetFIFOEnabledInts (LPC_SPI_T *pSPI)

     Return enabled SPI FIFO interrupts.
• __STATIC_INLINE uint32_t Chip_SPI_GetFIFOPendingInts (LPC_SPI_T *pSPI)
     Return pending SPI FIFO interrupts.

    __STATIC_INLINE uint32_t Chip_SPI_ReadRawRXFifo (LPC_SPI_T *pSPI)

     Read raw data from receive FIFO with status bits.

    __STATIC_INLINE uint16_t Chip_SPI_ReadRXData (LPC_SPI_T *pSPI)

     Read data from receive FIFO masking off status bits.

    __STATIC_INLINE void Chip_SPI_WriteFIFO (LPC_SPI_T *pSPI, uint32_t data)

     Write FIFOWR register: writes 32-bit value to FIFO.

    STATIC INLINE void Chip SPI SetTXCTRLData (LPC SPI T*pSPI, uint16 t ctrl, uint16 t data)

     Write FIFOWR register: writes control options and data.

    __STATIC_INLINE void Chip_SPI_WriteTXData (LPC_SPI_T *pSPI, uint16_t data)

     Write data to transmit FIFO.

    __STATIC_INLINE void Chip_SPI_FlushFifos (LPC_SPI_T *pSPI)

     Flush FIFOs.
```

#### 8.46 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/spim\_5411x.h File Reference

```
#include "spi_common_5411x.h"
```

# **Data Structures**

- struct SPIM\_DELAY\_CONFIG\_T SPI Delay Configure Struct. struct SPIM XFER T

SPI Master transfer data context.

## **Macros**

- #define SPIM\_XFER\_OPT\_FRAME\_DLY (1 << 0) /\* frame delay between frames \*/</li>
- #define SPIM XFER OPT FRAME ASSERT (1 << 1) /\* assert/de-assert ssel for each frame \*/</li>
- #define SPIM XFER OPT DMA (1 << 2) /\* use DMA \*/</li>

### **Enumerations**

enum SPIM EVENT T { SPIM\_EVENT\_WAIT, SPIM\_EVENT\_ERRORTX, SPIM\_EVENT\_ERRORRX, SPIM\_EVENT\_ERROR, SPIM\_EVENT\_DONE }

SPI master Xfer events.

enum SPIM XFER STATE T { SPI XFER STATE IDLE, SPI XFER STATE BUSY, SPI XFER STATE DONE, SPI XFER STATE S↔ TALL. SPI\_XFER\_STATE\_ERROR }

States of SPI Master Xfer.

## **Functions**

```
    STATIC INLINE uint32 t Chip SPIM GetClockRate (LPC SPI T *pSPI)

     Get SPI master bit rate.

    uint32 t Chip SPIM SetClockRate (LPC SPI T*pSPI, uint32 t rate)

     Set SPI master bit rate.

    void Chip_SPIM_DelayConfig (LPC_SPI_T *pSPI, SPIM_DELAY_CONFIG_T *pConfig)

     Config SPI Delay parameters.

    STATIC INLINE void Chip SPIM ForceEndOfTransfer (LPC SPI T *pSPI)

     Forces an end of transfer for the current master transfer.

    __STATIC_INLINE void Chip_SPIM_EnableLoopBack (LPC_SPI_T *pSPI)

     Enable loopback mode.
• __STATIC_INLINE void Chip_SPIM_DisableLoopBack (LPC_SPI_T *pSPI)
     Disable loopback mode.

    void Chip_SPIM_XferHandler (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)

     SPI master transfer state change handler.

    void Chip_SPIM_Xfer (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)

     Start non-blocking SPI master transfer.

    void Chip_SPIM_XferFIFO (LPC_SPI_T *pSPI, SPIM_XFER_T *xfer)

     Start polled SPI master transfer.
```

# 8.47 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/spis 5411x.h File Reference

void Chip\_SPIM\_XferBlocking (LPC\_SPI\_T \*pSPI, SPIM\_XFER\_T \*xfer)

```
#include "spi_common_5411x.h"
```

Perform blocking SPI master transfer.

# **Data Structures**

struct SPIS\_XFER\_T

### **Enumerations**

```
    enum SPIS_EVENT_T {
        SPIS_EVENT_SASSERT, SPIS_EVENT_SDEASSERT, SPIS_EVENT_DONE, SPIS_EVENT_ERRORTX,
        SPIS_EVENT_ERRORRX, SPIS_EVENT_THRESHOLD }
        Slave callback events.
```

## **Functions**

```
    void Chip_SPIS_Init (LPC_SPI_T *pSPI)
        SPI slave initialization.
    void Chip_SPIS_EnableInts (LPC_SPI_T *pSPI)
        SPI slave interrupt enable.
    void Chip_SPIS_DisableInts (LPC_SPI_T *pSPI)
        SPI slave interrupt disable.
    void Chip_SPIS_LoadFIFO (LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)
        Load slave transmit FIFO.
    void Chip_SPIS_ReadFIFO (LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)
```

SPI slave FIFO read.

• void Chip\_SPIS\_XferHandler (LPC\_SPI\_T \*pSPI, SPIS\_XFER\_T \*xfer)

SPI slave transfer state change handler.

# 8.48 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/stopwatch.h File Reference

```
#include "cmsis.h"
```

### **Functions**

void StopWatch\_Init (void)

Initialize stopwatch.

uint32\_t StopWatch\_Start (void)

Start a stopwatch.

\_\_STATIC\_INLINE uint32\_t StopWatch\_Elapsed (uint32\_t startTime)

Returns number of ticks elapsed since stopwatch was started.

uint32\_t StopWatch\_TicksPerSecond (void)

Returns number of ticks per second of the stopwatch timer.

uint32\_t StopWatch\_TicksToMs (uint32\_t ticks)

Converts from stopwatch ticks to mS.

• uint32\_t StopWatch\_TicksToUs (uint32\_t ticks)

Converts from stopwatch ticks to uS.

uint32\_t StopWatch\_MsToTicks (uint32\_t mS)

Converts from mS to stopwatch ticks.

• uint32\_t StopWatch\_UsToTicks (uint32\_t uS)

Converts from uS to stopwatch ticks.

\_\_STATIC\_INLINE void StopWatch\_DelayTicks (uint32\_t ticks)

Delays the given number of ticks using stopwatch primitives.

\_\_STATIC\_INLINE void StopWatch\_DelayMs (uint32\_t mS)

Delays the given number of mS using stopwatch primitives.

\_\_STATIC\_INLINE void StopWatch\_DelayUs (uint32\_t uS)

Delays the given number of uS using stopwatch primitives.

# 8.49 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/syscon\_5411x.h File Reference

## **Data Structures**

struct LPC SYSCON T

LPC5411X Main system configuration register block structure.

• struct LPC\_ASYNC\_SYSCON\_T

LPC5411X Asynchronous system configuration register block structure.

## **Macros**

```
    #define SYSCON FROCTRL MASK ((1 << 15) | (0xF << 26))</li>

     FROCTRL register bits.

    #define SYSCON FROCTRL WRTRIM (1UL << 31)</li>

    #define SYSCON FROCTRL HSPDCLK (1UL << 30)</li>

    #define SYSCON FROCTRL USBMODCHG (1UL << 25)</li>

    #define SYSCON_FROCTRL_USBCLKADJ (1UL << 24)</li>

    #define SYSCON_FROCTRL_SEL96MHZ (1UL << 14)</li>

    #define SYSCON NMISRC M0 ENABLE ((uint32 t) 1 << 30)</li>

    #define SYSCON NMISRC M4 ENABLE ((uint32 t) 1 << 31)</li>

    #define SYSCON RST POR (1 << 0)</li>

    #define SYSCON_RST_EXTRST (1 << 1)</li>

    #define SYSCON RST WDT (1 << 2)</li>

    #define SYSCON_RST_BOD (1 << 3)</li>

    #define SYSCON RST SYSRST (1 << 4)</li>

    #define SYSCON PDRUNCFG PD FRO (1 << 4)</li>

    #define SYSCON_PDRUNCFG_PD_FLASH (1 << 5)</li>

    #define SYSCON PDRUNCFG PD TS (1 << 6)</li>

    #define SYSCON_PDRUNCFG_PD_BOD_RST (1 << 7)</li>

    #define SYSCON_PDRUNCFG_PD_BOD_INTR (1 << 8)</li>

    #define SYSCON_PDRUNCFG_PD_ADC0 (1 << 10)</li>

    #define SYSCON PDRUNCFG PD VDDFLASH (1 << 11)</li>

    #define SYSCON PDRUNCFG LP VDDFLASH (1 << 12)</li>

    #define SYSCON_PDRUNCFG_PD_SRAM0 (1 << 13)</li>

    #define SYSCON PDRUNCFG PD SRAM1 (1 << 14)</li>

    #define SYSCON PDRUNCFG PD SRAM2 (1 << 15)</li>

    #define SYSCON_PDRUNCFG_PD_SRAMX (1 << 16)</li>

    #define SYSCON PDRUNCFG PD ROM (1 << 17)</li>

    #define SYSCON_PDRUNCFG_PD_VDDHV_ENA (1 << 18)</li>

    #define SYSCON PDRUNCFG PD VDDA ENA (1 << 19)</li>

    #define SYSCON_PDRUNCFG_PD_WDT_OSC (1 << 20)</li>

    #define SYSCON PDRUNCFG PD USB PHY (1 << 21)</li>

    #define SYSCON_PDRUNCFG_PD_SYS_PLL (1 << 22)</li>

• #define SYSCON_PDRUNCFG_PD_VREFP (1 << 23)

    #define SYSCON AUTOCGOR RAMOX (1 << 1)</li>

    #define SYSCON_AUTOCGOR_RAM1 (1 << 2)</li>

    #define SYSCON AUTOCGOR RAM2 (1 << 3)</li>

#define SYSCON_AUTOCGOR_MASK (SYSCON_AUTOCGOR_RAM0X | SYSCON_AUTOCGOR_RAM1
  SYSCON_AUTOCGOR_RAM2)
```

### **Enumerations**

```
    enum CHIP_SYSCON_BOOT_MODE_REMAP_T { REMAP_BOOT_LOADER_MODE, REMAP_USER_R → AM_MODE, REMAP_USER_FLASH_MODE }
    enum CHIP_SYSCON_PERIPH_RESET_T {
        RESET_FLASH = 7, RESET_FMC, RESET_SPIFI = 10, RESET_MUX,
        RESET_IOCON = 13, RESET_GPIO0, RESET_GPIO1, RESET_PINT = 18,
        RESET_GINT, RESET_DMA, RESET_CRC, RESET_WWDT,
        RESET_ADC = 27, RESET_ADC0 = 27, RESET_MRT = 32, RESET_SCT0 = 32 + 2,
        RESET_SCT = 32 + 2, RESET_UTICK = 32 + 10, RESET_FLEXCOMM0, RESET_FLEXCOMM1,
        RESET_FLEXCOMM2, RESET_FLEXCOMM3, RESET_FLEXCOMM4, RESET_FLEXCOMM5,
        RESET_FLEXCOMM6, RESET_FLEXCOMM7, RESET_DMIC, RESET_TIMER2 = 32 + 22,
        RESET_USB, RESET_TIMER0, RESET_TIMER1, RESET_TIMER3 = 128 + 13,
        RESET_TIMER4 }
```

```
enum SYSCON_FLASHTIM_T {
    SYSCON FLASH 1CYCLE = 0, FLASHTIM 20MHZ CPU = SYSCON FLASH 1CYCLE, SYSCON FLA↔
    SH 2CYCLE, SYSCON FLASH 3CYCLE,
    SYSCON_FLASH_4CYCLE, SYSCON_FLASH_5CYCLE, SYSCON_FLASH_6CYCLE, SYSCON_FLAS↔
    H 7CYCLE,
    SYSCON FLASH 8CYCLE }
           FLASH Access time definitions.

    enum CHIP SYSCON WAKEUP T {

    {\tt SYSCON\_STARTER\_WWDT\_BOD = 0, SYSCON\_STARTER\_DMA, SYSCON\_STARTER\_GINT0, SYSCON\_STARTER\_GINT0, SYSCON\_STARTER\_DMA, SYSCON\_STARTER\_GINT0, SYSCON\_STARTER\_DMA, SYSCON\_STARTER\_DMA, SYSCON\_STARTER\_DMA, SYSCON\_STARTER\_GINT0, SYSCON\_STARTER\_DMA, SYSCON\_STARTER_DMA, SYSCON\_STARTER_DMA, SYSCON\_STARTER_DMA, SYSCON\_STARTER_SYSCON\_STARTER_SYSCON\_STARTER_SYSCON\_STARTER_SYSCON_STARTER_SYSCON_SYSCON_STARTER_SYSCON_SYSCON_STARTER_SYSCON_SYSCON_STARTER_SYSCON_SYSCON_SYSCON_STARTER_SYSCON_SYSCON_STARTER_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_SYSCON_S
    CON_STARTER_GINT1,
    SYSCON_STARTER_PINT0, SYSCON_STARTER_PINT1, SYSCON_STARTER_PINT2, SYSCON_STA↔
    RTER_PINT3,
    SYSCON_STARTER_UTICK, SYSCON_STARTER_MRT, SYSCON_STARTER_TIMER0, SYSCON_ST
    ARTER TIMER1,
    SYSCON STARTER SCT0, SYSCON STARTER TIMER3, SYSCON STARTER FLEXCOMM0, SYSC↔
    ON STARTER FLEXCOMM1,
    SYSCON STARTER FLEXCOMM2, SYSCON STARTER FLEXCOMM3, SYSCON STARTER FLEXC
    OMM4, SYSCON_STARTER_FLEXCOMM5,
    SYSCON_STARTER_FLEXCOMM6, SYSCON_STARTER_FLEXCOMM7, SYSCON_STARTER_ADC0_ ←
    SEQA, SYSCON STARTER ADC0 SEQB,
    SYSCON_STARTER_ADC0_THCMP, SYSCON_STARTER_DMIC, SYSCON_STARTER_HWVAD, SYS↔
    CON STARTER USBNEEDCLK,
    SYSCON_STARTER_USB, SYSCON_STARTER_RTC, SYSCON_STARTER_RESERVED0, SYSCON_←
    STARTER MAILBOX,
    SYSCON STARTER PINT4, SYSCON STARTER PINT5, SYSCON STARTER PINT6, SYSCON STA↔
    RTER PINT7,
    SYSCON STARTER TIMER2, SYSCON STARTER TIMER4 }
```

# **Functions**

- \_\_STATIC\_INLINE void Chip\_SYSCON\_Map (CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T remap)

  \*\*Re-map interrupt vectors.\*\*
- \_\_STATIC\_INLINE CHIP\_SYSCON\_BOOT\_MODE\_REMAP\_T Chip\_SYSCON\_GetMemoryMap (void) Get system remap setting.
- \_\_STATIC\_INLINE void Chip\_SYSCON\_SetSYSTCKCAL (uint32\_t sysCalVal)

Set System tick timer calibration value.

void Chip\_SYSCON\_SetNMISource (uint32\_t intsrc)

Set source for non-maskable interrupt (NMI)

void Chip\_SYSCON\_EnableNMISource (void)

Enable interrupt used for NMI source.

• void Chip\_SYSCON\_DisableNMISource (void)

Disable interrupt used for NMI source.

void Chip\_SYSCON\_Enable\_ASYNC\_Syscon (bool enable)

Enable or disable asynchronous APB bridge and subsystem.

STATIC INLINE void Chip SYSCON SetUSARTFRGCtrl (uint8 t fmul, uint8 t fdiv)

Set UART Fractional divider value.

\_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetSystemRSTStatus (void)

Get system reset status.

STATIC INLINE void Chip SYSCON ClearSystemRSTStatus (uint32 t reset)

Clear system reset status.

- \_\_STATIC\_INLINE void Chip\_SYSCON\_PeriphReset (CHIP\_SYSCON\_PERIPH\_RESET\_T periph)
   Resets a peripheral.
- \_\_STATIC\_INLINE uint32\_t Chip\_SYSCON\_GetPORPIOStatus (uint8\_t port)

Read POR captured PIO status.

```
    __STATIC_INLINE uint32_t Chip_SYSCON_GetResetPIOStatus (uint8_t port)

     Read reset captured PIO status.

    STATIC INLINE void Chip SYSCON StartFreqMeas (void)

     Starts a frequency measurement cycle.

    __STATIC_INLINE bool Chip_SYSCON_IsFreqMeasComplete (void)

     Indicates when a frequency measurement cycle is complete.

    STATIC INLINE uint32 t Chip SYSCON GetRawFregMeasCapval (void)

     Returns the raw capture value for a frequency measurement cycle.

    uint32_t Chip_SYSCON_GetCompFreqMeas (uint32_t refClockRate)

     Returns the computed value for a frequency measurement cycle.

    STATIC INLINE void Chip SYSCON SetFLASHAccess (SYSCON FLASHTIM T clks)

     Set FLASH memory access time in clocks.

    __STATIC_INLINE uint32_t Chip_SYSCON_GetPowerStates (void)

     Power up one or more blocks or peripherals.

    _STATIC_INLINE void Chip_SYSCON_PowerDown (uint32_t powerdownmask)

     Power down one or more blocks or peripherals.

    void Chip SYSCON PowerUp (uint32 t powerupmask)

     Power up one or more blocks or peripherals.

    __STATIC_INLINE void Chip_SYSCON_EnableWakeup (CHIP_SYSCON_WAKEUP_T periphId)

     Enables a pin's (PINT) wakeup logic.

    __STATIC_INLINE void Chip_SYSCON_DisableWakeup (CHIP_SYSCON_WAKEUP_T periphld)

     Disables peripheral's wakeup logic.

    __STATIC_INLINE uint32_t Chip_SYSCON_GetDeviceID (void)

     Return the pointer to device ID registers.
• STATIC_INLINE void Chip_SYSCON_DisableAutoClocking (uint32_t mask)
```

# 8.50 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/timer\_5411x.h File Reference

\_\_STATIC\_INLINE void Chip\_SYSCON\_EnableAutoClocking (uint32\_t mask)

# **Data Structures**

struct LPC\_TIMER\_T

32-bit Standard timer register block structure

Disables Auto clock gating for SRAM's.

Re-enables Auto clock gating for SRAM's.

# **Macros**

```
#define TIMER_IR_CLR(n) _BIT(n)
#define TIMER_MATCH_INT(n) (_BIT((n) & 0x0F))
#define TIMER_CAP_INT(n) (_BIT(((n) & 0x0F) + 4)))
#define TIMER_ENABLE ((uint32_t) (1 << 0))</li>
#define TIMER_RESET ((uint32_t) (1 << 1))</li>
#define TIMER_CTRL_MASK ((uint32_t) 0x03)
#define TIMER_INT_ON_MATCH(n) (_BIT(((n) * 3)))
#define TIMER_RESET_ON_MATCH(n) (_BIT((((n) * 3) + 1)))
#define TIMER_STOP_ON_MATCH(n) (_BIT((((n) * 3) + 2)))
#define TIMER_MCR_MASK ((uint32_t) 0x0FFF)
#define TIMER_CAP_RISING(n) (_BIT((((n) * 3) + 1)))
#define TIMER_CAP_FALLING(n) (_BIT((((n) * 3) + 1)))
```

- #define TIMER\_INT\_ON\_CAP(n) (\_BIT((((n) \* 3) + 2)))
- #define TIMER\_CCR\_MASK ((uint32\_t) 0x0FFF)
- #define TIMER\_EMR\_MASK ((uint32\_t) 0x0FFF)
- #define TIMER\_CTCR\_MASK ((uint32\_t) 0x0F)

#### **Enumerations**

• enum TIMER\_PIN\_MATCH\_STATE\_T { TIMER\_EXTMATCH\_DO\_NOTHING = 0, TIMER\_EXTMATCH\_

CLEAR = 1, TIMER EXTMATCH SET = 2, TIMER EXTMATCH TOGGLE = 3 }

Standard timer initial match pin state and change state.

• enum TIMER\_CAP\_SRC\_STATE\_T { TIMER\_CAPSRC\_RISING\_PCLK = 0, TIMER\_CAPSRC\_RISING\_ ← CAPN = 1, TIMER\_CAPSRC\_FALLING\_CAPN = 2, TIMER\_CAPSRC\_BOTH\_CAPN = 3 }

Standard timer clock and edge for count source.

## **Functions**

- \_\_STATIC\_INLINE void Chip\_TIMER\_Init (LPC\_TIMER\_T \*pTMR)
   Initialize a timer.
- \_\_STATIC\_INLINE void Chip\_TIMER\_DeInit (LPC\_TIMER\_T \*pTMR)

  Shutdown a timer.
- \_\_STATIC\_INLINE bool Chip\_TIMER\_MatchPending (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  Determine if a match interrupt is pending.
- \_\_STATIC\_INLINE bool Chip\_TIMER\_CapturePending (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Determine if a capture interrupt is pending.
- \_\_STATIC\_INLINE void Chip\_TIMER\_ClearMatch (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  Clears a (pending) match interrupt.
- \_\_STATIC\_INLINE void Chip\_TIMER\_ClearCapture (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Clears a (pending) capture interrupt.
- \_\_STATIC\_INLINE void Chip\_TIMER\_Enable (LPC\_TIMER\_T \*pTMR)

Enables the timer (starts count)

STATIC INLINE void Chip TIMER Disable (LPC TIMER T\*pTMR)

Disables the timer (stops count)

• \_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadCount (LPC\_TIMER\_T \*pTMR)

Returns the current timer count.

\_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadPrescale (LPC\_TIMER\_T \*pTMR)

Returns the current prescale count.

- \_\_STATIC\_INLINE void Chip\_TIMER\_PrescaleSet (LPC\_TIMER\_T \*pTMR, uint32\_t prescale)

  Sets the prescaler value.
- \_\_STATIC\_INLINE void Chip\_TIMER\_SetMatch (LPC\_TIMER\_T \*pTMR, int8\_t matchnum, uint32\_t matchval)

Sets a timer match value.

- \_\_STATIC\_INLINE uint32\_t Chip\_TIMER\_ReadCapture (LPC\_TIMER\_T \*pTMR, int8\_t capnum)
   Reads a capture register.
- void Chip\_TIMER\_Reset (LPC\_TIMER\_T \*pTMR)

Resets the timer terminal and prescale counts to 0.

- \_\_STATIC\_INLINE void Chip\_TIMER\_MatchEnableInt (LPC\_TIMER\_T \*pTMR, int8\_t matchnum) Enables a match interrupt that fires when the terminal count matches the match counter value.
- \_\_STATIC\_INLINE void Chip\_TIMER\_MatchDisableInt (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)
   Disables a match interrupt for a match counter.
- \_\_STATIC\_INLINE void Chip\_TIMER\_ResetOnMatchEnable (LPC\_TIMER\_T \*pTMR, int8\_t matchnum) For the specific match counter, enables reset of the terminal count register when a match occurs.

- \_\_STATIC\_INLINE void Chip\_TIMER\_ResetOnMatchDisable (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  For the specific match counter, disables reset of the terminal count register when a match occurs.
- \_\_STATIC\_INLINE void Chip\_TIMER\_StopOnMatchEnable (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  Enable a match timer to stop the terminal count when a match count equals the terminal count.
- \_\_STATIC\_INLINE void Chip\_TIMER\_StopOnMatchDisable (LPC\_TIMER\_T \*pTMR, int8\_t matchnum)

  Disable stop on match for a match timer. Disables a match timer to stop the terminal count when a match count equals the terminal count.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureRisingEdgeEnable (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Enables capture on on rising edge of selected CAP signal for the selected capture register, enables the selected CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureRisingEdgeDisable (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Disables capture on on rising edge of selected CAP signal. For the selected capture register, disables the selected CAPn.capnum signal to load the capture register with the terminal coount on a rising edge.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureFallingEdgeEnable (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Enables capture on on falling edge of selected CAP signal. For the selected capture register, enables the selected CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureFallingEdgeDisable (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Disables capture on on falling edge of selected CAP signal. For the selected capture register, disables the selected CAPn.capnum signal to load the capture register with the terminal coount on a falling edge.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureEnableInt (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Enables interrupt on capture of selected CAP signal. For the selected capture register, an interrupt will be generated when the enabled rising or falling edge on CAPn.capnum is detected.
- \_\_STATIC\_INLINE void Chip\_TIMER\_CaptureDisableInt (LPC\_TIMER\_T \*pTMR, int8\_t capnum)

  Disables interrupt on capture of selected CAP signal.
- void Chip\_TIMER\_ExtMatchControlSet (LPC\_TIMER\_T \*pTMR, int8\_t initial\_state, TIMER\_PIN\_MATCH
   —STATE\_T matchState, int8\_t matchnum)

Sets external match control (MATn.matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count.

• \_\_STATIC\_INLINE void Chip\_TIMER\_TIMER\_SetCountClockSrc (LPC\_TIMER\_T \*pTMR, TIMER\_CAP\_← SRC\_STATE\_T capSrc, int8\_t capnum)

Sets timer count source and edge with the selected passed from CapSrc. If CapSrc selected a CAPn pin, select the specific CAPn pin with the capnum value.

# 8.51 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/uart\_5411x.h File Reference

#include "ring\_buffer.h"

### **Data Structures**

• struct LPC USART T

UART Registers.

• struct UART BAUD T

UART Baud rate calculation structure.

struct UART STATISTICS T

UART statistics structure.

#### Macros

```
    #define ECHO EN 1

• #define ECHO DIS 0

    #define UART_CFG_BITMASK (0x00fddbfd)

     UART CFG register definitions.

    #define UART CFG ENABLE (0x01 << 0)</li>

    #define UART CFG DATALEN 7 (0x00 << 2)</li>

    #define UART_CFG_DATALEN_8 (0x01 << 2)</li>

    #define UART CFG DATALEN 9 (0x02 << 2)</li>

    #define UART_CFG_PARITY_NONE (0x00 << 4)</li>

    #define UART CFG PARITY EVEN (0x02 << 4)</li>

    #define UART CFG PARITY ODD (0x03 << 4)</li>

• #define UART_CFG_STOPLEN_1 (0x00 << 6)

    #define UART_CFG_STOPLEN_2 (0x01 << 6)</li>

    #define UART CFG MODE32K (0x01 << 7)</li>

    #define UART CFG LINMODE (0x01 << 8)</li>

    #define UART CFG CTSEN (0x01 << 9)</li>

    #define UART_CFG_SYNCEN (0x01 << 11)</li>

    #define UART_CFG_CLKPOL (0x01 << 12)</li>

    #define UART CFG SYNCMST (0x01 << 14)</li>

    #define UART CFG LOOP (0x01 << 15)</li>

    #define UART CFG IOMODE (0x01 << 16)</li>

    #define UART_CFG_OETA (0x01 << 18)</li>

    #define UART CFG AUTOADDR (0x01 << 19)</li>

    #define UART CFG OESEL (0x01 << 20)</li>

    #define UART CFG OEPOL (0x01 << 21)</li>

    #define UART_CFG_RXPOL (0x01 << 22)</li>

    #define UART_CFG_TXPOL (0x01 << 23)</li>

    #define UART CTRL TXBRKEN (0x01 << 1)</li>

      UART CTRL register definitions.

    #define UART CTRL ADDRDET (0x01 << 2)</li>

• #define UART_CTRL_TXDIS (0x01 << 6)

    #define UART_CTRL_CC (0x01 << 8)</li>

    #define UART_CTRL_CLRCCONRX (0x01 << 9)</li>

• #define UART CTRL AUTOBAUD (0x01 << 16)

    #define UART STAT RXIDLE (0x01 << 1)</li>

     UART STAT register definitions.

    #define UART_STAT_TXIDLE (0x01 << 3)</li>

    #define UART_STAT_CTS (0x01 << 4)</li>

    #define UART STAT DELTACTS (0x01 << 5)</li>

• #define UART_STAT_TXDISINT (0x01 << 6)

    #define UART_STAT_RXBRK (0x01 << 10)</li>

    #define UART STAT DELTARXBRK (0x01 << 11)</li>

    #define UART_STAT_START (0x01 << 12)</li>

    #define UART STAT FRM ERRINT (0x01 << 13)</li>

    #define UART STAT PAR ERRINT (0x01 << 14)</li>

    #define UART STAT RXNOISEINT (0x01 << 15)</li>

    #define UART STAT ABERR (0x01 << 16)</li>

    #define UART_INT_TXIDLE (0x01 << 3)</li>

     UART INTENSET/INTENCLR/INTSTAT register definitions.

    #define UART_INT_DELTACTS (0x01 << 5)</li>

    #define UART INT TXDIS (0x01 << 6)</li>

    #define UART_INT_DELTARXBRK (0x01 << 11)</li>
```

```
    #define UART_INT_START (0x01 << 12)</li>

    #define UART_INT_FRAMERR (0x01 << 13)</li>

    #define UART_INT_PARITYERR (0x01 << 14)</li>

    #define UART INT RXNOISE (0x01 << 15)</li>

    #define UART INT ABERR (0x01 << 16)</li>

    #define UART_FIFOCFG_BITMASK (0x7F033)

         UART FIFO Configuration register bits.
    • #define UART_FIFOCFG_ENABLETX (1 << 0)

    #define UART_FIFOCFG_ENABLERX (1 << 1)</li>

    #define UART_FIFOCFG_DMATX (1 << 12)</li>

    #define UART_FIFOCFG_DMARX (1 << 13)</li>

    #define UART_FIFOCFG_WAKETX (1 << 14)</li>

    #define UART_FIFOCFG_WAKERX (1 << 15)</li>

    #define UART_FIFOCFG_EMPTYTX (1 << 16)</li>

    #define UART_FIFOCFG_EMPTYRX (1 << 17)</li>

    #define UART_FIFO DEPTH (16) /** UART-FIFO How many entries are in the FIFO */

         UART FIFO Status register defines.

    #define UART_FIFOSTAT_BITMASK (0x1F1FFB) /** UART-FIFO STAT Register BitMask */

    #define UART_FIFOSTAT_TXERR (1 << 0)</li>

    #define UART_FIFOSTAT_RXERR (1 << 1)</li>

    #define UART_FIFOSTAT_PERIPH (1 << 3)</li>

    #define UART_FIFOSTAT_TXEMPTY (1 << 4)</li>

    #define UART_FIFOSTAT_TXNOTFULL (1 << 5)</li>

    #define UART_FIFOSTAT_RXNOTEMPTY (1 << 6)</li>

    #define UART_FIFOSTAT_RXFULL (1 << 7)</li>

    #define UART_FIFOSTAT_TXLVL(IvI) (((IvI) >> 8) & 0x1F)

    #define UART_FIFOSTAT_RXLVL(IvI) (((IvI) >> 16) & 0x1F)

    #define UART_FIFOTRIG_BITMASK (0x000f0f03) /** UART FIFO trigger settings Register BitMask */

         UART FIFO trigger settings register defines.

    #define UART_FIFOTRIG_TXLVLENA (1 << 0)</li>

    #define UART_FIFOTRIG_RXLVLENA (1 << 1)</li>

    #define UART_FIFOTRIG_TXLVL(IVI) ((IVI & 0x0f) << 8)</li>

    #define UART_FIFOTRIG_RXLVL(IvI) ((IvI & 0x0f) << 16)</li>

    #define UART_FIFOINT_BITMASK (0x001F) /** FIFO interrupt Bit mask */

         UART FIFO Interrupt enable/disable/status [INTSET/INTCLR/INTSTAT and FIFOINTSET/FIFOINTCLR/FIFOINTS↔
         TAT registers].

    #define UART_FIFOINT_TXERR (1 << 0) /** TX error interrupt [BIT-0 of FIFOINTENSET/FIFOINTENCL</li>

      R/FIFOINTSTAT register] */

    #define UART_FIFOINT_RXERR (1 << 1) /** RX error interrupt [BIT-1 of FIFOINTENSET/FIFOINTENC</li>

      LR/FIFOINTSTAT register] */

    #define UART_FIFOINT_TXLVL (1 << 2) /** TX FIFO ready interrupt [BIT-2 of FIFOINTENSET/FIFOINT ←</li>

      ENCLR/FIFOINTSTAT register] */

    #define UART_FIFOINT_RXLVL (1 << 3) /** RX Data ready interrupt [BIT-3 of FIFOINTENSET/FIFOINT ←</li>

      ENCLR/FIFOINTSTAT register] */
    • #define UART_FIFOINT_PERINT (1 << 4) /** UART peripheral interrupt [BIT-4 of FIFOINTSTAT register]
Functions
    • STATIC INLINE void Chip_UART_Enable (LPC_USART_T *pUART)
         Enable the UART.

    STATIC INLINE void Chip UART Disable (LPC USART T*pUART)

         Disable the UART.
```

\_\_STATIC\_INLINE void Chip\_UART\_TXEnable (LPC\_USART\_T \*pUART)

```
Enable transmission on UART TxD pin.

    __STATIC_INLINE void Chip_UART_TXDisable (LPC_USART_T *pUART)

     Disable transmission on UART TxD pin.

    STATIC INLINE uint32 t Chip UART AutoBaud (LPC USART T*pUART)

     Set auto baud.

    STATIC_INLINE void Chip_UART_SendByte (LPC_USART_T *pUART, uint8_t data)

     Transmit a single data byte through the UART peripheral.

    STATIC INLINE uint32 t Chip UART ReadByte (LPC USART T*pUART)

     Read a single byte data from the UART peripheral.

    __STATIC_INLINE void Chip_UART_IntEnable (LPC_USART_T *pUART, uint32_t intMask)

     Enable UART interrupts.

    __STATIC_INLINE void Chip_UART_IntDisable (LPC_USART_T *pUART, uint32_t intMask)

     Disable UART interrupts.

    __STATIC_INLINE uint32_t Chip_UART_GetIntsEnabled (LPC_USART_T *pUART)

     Returns UART interrupts that are enabled.

    __STATIC_INLINE uint32_t Chip_UART_GetIntStatus (LPC_USART_T *pUART)

     Get UART interrupt status.
• __STATIC_INLINE void Chip_UART_ConfigData (LPC_USART_T *pUART, uint32_t config)
     Configure data width, parity and stop bits.

    __STATIC_INLINE uint32_t Chip_UART_GetStatus (LPC_USART_T *pUART)

     Get the UART status register.

    STATIC INLINE void Chip UART ClearStatus (LPC USART T*pUART, uint32 t stsMask)

     Clear the UART status register.

    __STATIC_INLINE uint32_t Chip_UART_GetFIFOStatus (LPC_USART_T *pUART)

     Get the current status of UART controller FIFO.

    STATIC INLINE void Chip UART ClearFIFOStatus (LPC USART T*pUART, uint32 t mask)

     Clear the FIFO status register.

    __STATIC_INLINE void Chip_UART_SetFIFOTrigLevel (LPC_USART_T *pUART, uint8_t tx_lvl, uint8_t rx←

 lvl)
     Setup the trigger level for UART FIFO.

    STATIC INLINE void Chip UART EnableFIFOInts (LPC USART T*pUART, uint32 t intMask)

     Enable a UART FIFO interrupt.

    __STATIC_INLINE void Chip_UART_DisableFIFOInts (LPC_USART_T *pUART, uint32_t intMask)

     Disable a UART FIFO interrupt.

    STATIC INLINE uint32 t Chip UART GetFIFOEnabledInts (LPC USART T*pUART)

     Return enabled UART FIFO interrupts.

    __STATIC_INLINE uint32_t Chip_UART_GetFIFOPendingInts (LPC_USART_T *pUART)

     Return pending UART FIFO interrupts.

    __STATIC_INLINE void Chip_UART_SetFIFOCfg (LPC_USART_T *pUART, uint32_t cfg)

     Set FIFO Configuration register.

    STATIC INLINE void Chip UART ClearFIFOCfg (LPC USART T *pUART, uint32 t cfg)

     Clear FIFO Configuration register.

    __STATIC_INLINE void Chip_UART_FlushFIFOs (LPC_USART_T *pUART)

     Flush FIFOs.

    int Chip UART Init (LPC USART T*pUART)

     Initialize the UART peripheral.

    void Chip UART Delnit (LPC USART T*pUART)

     Deinitialize the UART peripheral.

    void Chip UART ConfigDMA (LPC USART T*pUART)

     Configure UART for DMA.
```

int Chip\_UART\_Send (LPC\_USART\_T \*pUART, const void \*data, int numBytes)

Transmit a byte array through the UART peripheral (non-blocking)

• int Chip\_UART\_Read (LPC\_USART\_T \*pUART, void \*data, int numBytes)

Read data through the UART peripheral (non-blocking)

uint32\_t Chip\_UART\_SetBaud (LPC\_USART\_T \*pUART, uint32\_t baudrate)

Set baud rate for UART.

• int Chip\_UART\_SendBlocking (LPC\_USART\_T \*pUART, const void \*data, int numBytes)

Transmit a byte array through the UART peripheral (blocking)

int Chip\_UART\_ReadBlocking (LPC\_USART\_T \*pUART, void \*data, int numBytes)

Read data through the UART peripheral (blocking)

void Chip\_UART\_RXIntHandlerRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB)

UART receive-only interrupt handler for ring buffers.

void Chip\_UART\_TXIntHandlerRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB)

UART transmit-only interrupt handler for ring buffers.

• uint32\_t Chip\_UART\_SendRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB, const void \*data, int count)

Populate a transmit ring buffer and start UART transmit.

• int Chip\_UART\_ReadRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB, void \*data, int bytes)

Copy data from a receive ring buffer.

void Chip\_UART\_IRQHandlerRB (LPC\_USART\_T \*pUART, UART\_STATISTICS\_T \*statistics, RINGBUF
 ←
 F\_T \*pRXRB, RINGBUFF\_T \*pTXRB)

UART receive/transmit interrupt handler for ring buffers.

• void Chip\_UART\_IRQHandlerDMA (LPC\_USART\_T \*pUART, UART\_STATISTICS\_T \*statistics)

UART receive/transmit interrupt handler for DMA.

# 8.52 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/usbd.h File Reference

# 8.52.1 Detailed Description

Common definitions and declarations for the USB stack.

Common definitions and declarations for the USB stack. #include "lpc\_types.h"

# **Data Structures**

- struct WB T
- union WORD\_BYTE
- struct BM T
- union REQUEST\_TYPE
- struct USB\_SETUP\_PACKET
- struct USB\_DEVICE\_DESCRIPTOR
- struct USB\_DEVICE\_QUALIFIER\_DESCRIPTOR
- struct USB\_CONFIGURATION\_DESCRIPTOR
- struct USB\_IAD\_DESCRIPTOR
- struct USB\_INTERFACE\_DESCRIPTOR
- struct USB\_ENDPOINT\_DESCRIPTOR
- struct USB\_STRING\_DESCRIPTOR
- struct USB COMMON DESCRIPTOR
- struct USB\_OTHER\_SPEED\_CONFIGURATION

#### **Macros**

- #define USB CONFIG POWER MA(mA) ((mA)/2)
- #define USB\_ENDPOINT\_0\_HS\_MAXP 64
- #define USB ENDPOINT 0 LS MAXP 8
- #define USB ENDPOINT BULK HS MAXP 512
- #define WBVAL(x) ((x) & 0xFF),(((x) >> 8) & 0xFF)
- #define B3VAL(x) ((x) & 0xFF),(((x) >> 8) & 0xFF),(((x) >> 16) & 0xFF)
- #define USB\_DEVICE\_DESC\_SIZE (sizeof(USB\_DEVICE\_DESCRIPTOR))
- #define USB CONFIGURATION DESC SIZE (sizeof(USB CONFIGURATION DESCRIPTOR))
- #define USB INTERFACE DESC SIZE (sizeof(USB INTERFACE DESCRIPTOR))
- #define USB INTERFACE ASSOC DESC SIZE (sizeof(USB IAD DESCRIPTOR))
- #define USB\_ENDPOINT\_DESC\_SIZE (sizeof(USB\_ENDPOINT\_DESCRIPTOR))
- #define USB DEVICE QUALI SIZE (sizeof(USB DEVICE QUALIFIER DESCRIPTOR))
- #define USB OTHER SPEED CONF SIZE (sizeof(USB OTHER SPEED CONFIGURATION))
- #define REQUEST HOST TO DEVICE 0
- #define REQUEST DEVICE TO HOST 1
- #define REQUEST STANDARD 0
- #define REQUEST CLASS 1
- #define REQUEST VENDOR 2
- #define REQUEST RESERVED 3
- #define REQUEST\_TO\_DEVICE 0
- #define REQUEST TO INTERFACE 1
- #define REQUEST\_TO\_ENDPOINT 2
- #define REQUEST\_TO\_OTHER 3
- #define USB\_REQUEST\_GET\_STATUS 0
- #define USB REQUEST CLEAR FEATURE 1
- #define USB REQUEST SET FEATURE 3
- #define USB\_REQUEST\_SET\_ADDRESS 5
- #define USB\_REQUEST\_GET\_DESCRIPTOR 6
- #define USB\_REQUEST\_SET\_DESCRIPTOR 7
- #define USB\_REQUEST\_GET\_CONFIGURATION 8
- #define USB REQUEST SET CONFIGURATION 9
- #define USB REQUEST GET INTERFACE 10
- #define USB REQUEST SET INTERFACE 11
- #define USB\_REQUEST\_SYNC\_FRAME 12
- #define USB\_GETSTATUS\_SELF\_POWERED 0x01
- #define USB GETSTATUS REMOTE WAKEUP 0x02
- #define USB\_GETSTATUS\_ENDPOINT\_STALL 0x01
- #define USB FEATURE ENDPOINT STALL 0
- #define USB FEATURE REMOTE WAKEUP 1
- #define USB FEATURE TEST MODE 2
- #define USB\_DEVICE\_DESCRIPTOR\_TYPE 1
- #define USB CONFIGURATION DESCRIPTOR TYPE 2
- #define USB\_STRING\_DESCRIPTOR\_TYPE 3
- #define USB INTERFACE DESCRIPTOR TYPE 4
- #define USB ENDPOINT DESCRIPTOR TYPE 5

- #define USB DEVICE QUALIFIER DESCRIPTOR TYPE 6
- #define USB\_OTHER\_SPEED\_CONFIG\_DESCRIPTOR\_TYPE 7
- #define USB\_INTERFACE\_POWER\_DESCRIPTOR\_TYPE 8
- #define USB OTG DESCRIPTOR TYPE 9
- #define USB DEBUG DESCRIPTOR TYPE 10
- #define USB INTERFACE ASSOCIATION DESCRIPTOR TYPE 11
- #define USB\_DEVICE\_CLASS\_RESERVED 0x00
- #define USB DEVICE CLASS AUDIO 0x01
- #define USB DEVICE CLASS COMMUNICATIONS 0x02
- #define USB\_DEVICE\_CLASS\_HUMAN\_INTERFACE 0x03
- #define USB\_DEVICE\_CLASS\_MONITOR 0x04
- #define USB DEVICE CLASS PHYSICAL INTERFACE 0x05
- #define USB DEVICE CLASS POWER 0x06
- #define USB\_DEVICE\_CLASS\_PRINTER 0x07
- #define USB DEVICE CLASS STORAGE 0x08
- #define USB DEVICE CLASS HUB 0x09
- #define USB DEVICE CLASS MISCELLANEOUS 0xEF
- #define USB DEVICE CLASS APP 0xFE
- #define USB DEVICE CLASS VENDOR SPECIFIC 0xFF
- #define USB\_CONFIG\_POWERED\_MASK 0x40
- #define USB CONFIG BUS POWERED 0x80
- #define USB CONFIG SELF POWERED 0xC0
- #define USB\_CONFIG\_REMOTE\_WAKEUP 0x20
- #define USB ENDPOINT DIRECTION MASK 0x80
- #define USB\_ENDPOINT\_OUT(addr) ((addr) | 0x00)
- #define USB ENDPOINT IN(addr) ((addr) | 0x80)
- #define USB\_ENDPOINT\_TYPE\_MASK 0x03
- #define USB ENDPOINT TYPE CONTROL 0x00
- #define USB ENDPOINT TYPE ISOCHRONOUS 0x01
- #define USB\_ENDPOINT\_TYPE\_BULK 0x02
- #define USB\_ENDPOINT\_TYPE\_INTERRUPT 0x03
- #define USB\_ENDPOINT\_SYNC\_MASK 0x0C
- #define USB ENDPOINT SYNC NO SYNCHRONIZATION 0x00
- #define USB\_ENDPOINT\_SYNC\_ASYNCHRONOUS 0x04
- #define USB\_ENDPOINT\_SYNC\_ADAPTIVE 0x08
- #define USB\_ENDPOINT\_SYNC\_SYNCHRONOUS 0x0C
- #define USB\_ENDPOINT\_USAGE\_MASK 0x30
- #define USB ENDPOINT USAGE DATA 0x00
- #define USB\_ENDPOINT\_USAGE\_FEEDBACK 0x10
- #define USB\_ENDPOINT\_USAGE\_IMPLICIT\_FEEDBACK 0x20
- #define USB\_ENDPOINT\_USAGE\_RESERVED 0x30

# **Typedefs**

typedef void \* USBD\_HANDLE\_T

# 8.53 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/utick\_5411x.h File Reference

#### **Data Structures**

struct LPC UTICK T

Micro Tick register block structure.

#### **Macros**

- #define UTICK\_CTRL\_REPEAT ((uint32\_t) 1UL << 31)</li>
  - UTick register definitions.
- #define UTICK CTRL DELAY MASK ((uint32 t) 0x7FFFFFFF)
- #define UTICK STATUS INTR ((uint32 t) 1 << 0)
- #define UTICK\_STATUS\_ACTIVE ((uint32\_t) 1 << 1)
- #define UTICK\_STATUS\_MASK ((uint32\_t) 0x03)

## **Functions**

- \_\_STATIC\_INLINE void Chip\_UTICK\_Init (LPC\_UTICK\_T \*pUTICK)
  - Initialize the UTICK peripheral.
- \_\_STATIC\_INLINE void Chip\_UTICK\_DeInit (LPC\_UTICK\_T \*pUTICK)
  - De-initialize the UTICK peripheral.
- \_\_STATIC\_INLINE void Chip\_UTICK\_SetTick (LPC\_UTICK\_T \*pUTICK, uint32\_t tick\_value, bool repeat)
   Setup UTICK.
- \_\_STATIC\_INLINE void Chip\_UTICK\_SetDelayMs (LPC\_UTICK\_T \*pUTICK, uint32\_t delayMs, bool repeat)
   Setup UTICK for the passed delay (in mS)
- \_\_STATIC\_INLINE uint32\_t Chip\_UTICK\_GetTick (LPC\_UTICK\_T \*pUTICK)
  - Read UTICK Value.
- \_\_STATIC\_INLINE void Chip\_UTICK\_Halt (LPC\_UTICK\_T \*pUTICK)

Halt UTICK timer.

- STATIC INLINE uint32 t Chip UTICK GetStatus (LPC UTICK T \*pUTICK)
  - Returns the status of UTICK.
- \_\_STATIC\_INLINE void Chip\_UTICK\_ClearInterrupt (LPC\_UTICK\_T \*pUTICK)

Clears UTICK Interrupt flag.

# 8.54 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/wwdt\_5411x.h File Reference

# **Data Structures**

struct LPC\_WWDT\_T

Windowed Watchdog register block structure.

# **Macros**

- #define WWDT\_WDMOD\_BITMASK ((uint32\_t) 0x3F)
  - Watchdog Mode register definitions.
- #define WWDT WDMOD WDEN ((uint32 t) (1 << 0))</li>
- #define WWDT\_WDMOD\_WDRESET ((uint32\_t) (1 << 1))</li>
- #define WWDT\_WDMOD\_WDTOF ((uint32\_t) (1 << 2))</li>
- #define WWDT WDMOD WDINT ((uint32 t) (1 << 3))</li>
- #define WWDT\_WDMOD\_WDPROTECT ((uint32\_t) (1 << 4))</li>
- #define WWDT\_WDMOD\_LOCK ((uint32\_t) (1 << 5))</li>

## **Functions**

- \_\_STATIC\_INLINE void Chip\_WWDT\_Init (LPC\_WWDT\_T \*pWWDT)
   Initialize the Watchdog timer.
   \_\_STATIC\_INLINE void Chip\_WWDT\_DeInit (LPC\_WWDT\_T \*pWWDT)
   Shutdown the Watchdog timer.
   \_\_STATIC\_INLINE void Chip\_WWDT\_SetTimeOut (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
   Set WDT timeout constant value used for feed.
   \_\_STATIC\_INLINE void Chip\_WWDT\_Feed (LPC\_WWDT\_T \*pWWDT)
   Feed watchdog timer.
   \_\_STATIC\_INLINE void Chip\_WWDT\_SetWarning (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
   Set WWDT warning interrupt.
   \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWarning (LPC\_WWDT\_T \*pWWDT)
   Get WWDT warning interrupt.
   \_\_STATIC\_INLINE void Chip\_WWDT\_SetWindow (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout)
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetWindow (LPC\_WWDT\_T \*pWWDT, uint32\_t timeout Set WWDT window time.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetWindow (LPC\_WWDT\_T \*pWWDT)
   Get WWDT window time.
- \_\_STATIC\_INLINE void Chip\_WWDT\_SetOption (LPC\_WWDT\_T \*pWWDT, uint32\_t options) Enable watchdog timer options.
- \_\_STATIC\_INLINE void Chip\_WWDT\_UnsetOption (LPC\_WWDT\_T \*pWWDT, uint32\_t options)

  Disable/clear watchdog timer options.
- \_\_STATIC\_INLINE void Chip\_WWDT\_Start (LPC\_WWDT\_T \*pWWDT)
   Enable WWDT activity.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetStatus (LPC\_WWDT\_T \*pWWDT)

  Read WWDT status flag.
- \_\_STATIC\_INLINE void Chip\_WWDT\_ClearStatusFlag (LPC\_WWDT\_T \*pWWDT, uint32\_t status) Clear WWDT interrupt status flags.
- \_\_STATIC\_INLINE uint32\_t Chip\_WWDT\_GetCurrentCount (LPC\_WWDT\_T \*pWWDT)

  Get the current value of WDT.

# 8.55 C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/adc 5411x.c File Reference

```
#include "chip.h"
```

# **Functions**

- void Chip\_ADC\_Init (LPC\_ADC\_T \*pADC, uint32\_t flags)
   Initialize the ADC peripheral.
- void Chip\_ADC\_DeInit (LPC\_ADC\_T \*pADC)

Shutdown ADC.

uint32\_t Chip\_ADC\_Calibration (LPC\_ADC\_T \*pADC)

Perform ADC calibration.

• void Chip\_ADC\_SetClockRate (LPC\_ADC\_T \*pADC, uint32\_t rate)

Set ADC clock rate.

# 8.56 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/chip\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

void SystemCoreClockUpdate (void)

Update system core and ASYNC syscon clock rate, should be called if the system has a clock rate change.

void Chip\_USB\_Init (void)

Initialize the USB bus.

#### **Variables**

uint32\_t SystemCoreClock

Current system clock rate, mainly used for peripherals in SYSCON.

# 8.57 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/clock\_5411x.c File Reference

```
#include "chip.h"
```

### **Macros**

• #define WDT\_FREQ\_LOOKUP

# **Functions**

- static uint32 t Chip Clock GetAsyncSyscon ClockRate NoDiv (void)
- uint32\_t Chip\_Clock\_GetMain\_A\_ClockRate (void)

Return main A clock rate.

uint32\_t Chip\_Clock\_GetMain\_B\_ClockRate (void)

Return main B clock rate.

void Chip\_Clock\_EnablePeriphClock (CHIP\_SYSCON\_CLOCK\_T clk)

Enable a system or peripheral clock.

• void Chip\_Clock\_DisablePeriphClock (CHIP\_SYSCON\_CLOCK\_T clk)

Disable a system or peripheral clock.

uint32\_t Chip\_Clock\_GetSysTickClockRate (void)

Returns the system tick rate as used with the system tick divider.

uint32\_t Chip\_Clock\_GetADCClockRate (void)

Return ADC clock rate.

uint32\_t Chip\_Clock\_GetAsyncSyscon\_ClockRate (void)

Return asynchronous APB clock rate.

• CHIP SYSCON MAINCLKSRC T Chip Clock GetMainClockSource (void)

Get main system clock source.

uint32\_t Chip\_Clock\_GetMainClockRate (void)

Return main clock rate.

• uint32 t Chip Clock GetSystemClockRate (void)

Return system clock rate.

uint32\_t Chip\_Clock\_GetFRGClockRate (void)

Get Fraction Rate Generator (FRG) clock rate.

uint32\_t Chip\_Clock\_GetFRGInClockRate (void)

Get the input clock frequency of FRG.

• uint32 t Chip Clock SetFRGClockRate (uint32 t rate)

Set FRG rate to given rate.

- uint32 t Chip Clock GetMCLKClockRate (void)
- uint32\_t Chip\_Clock\_GetFLEXCOMMClockRate (uint32\_t id)

Return FlexCOMM clock rate.

uint32\_t Chip\_Clock\_GetWDTOSCRate (void)

Return estimated watchdog oscillator rate.

## **Variables**

WEAK uint32\_t mclk\_in\_rate = 0

## 8.57.1 Macro Definition Documentation

8.57.1.1 #define WDT\_FREQ\_LOOKUP

#### Value:

```
"\x0\x0F\x1E\x28\x3C\x46\x50\x5A\x64\x6E"\
"\x78\x82\x8C\x91\x96\xA0\xA5\xAA\xB4\xB9"\
"\xBE\xC8\xCD\xD2\xDC\xE1\xE6\xE8\xF0\xF5"
```

Definition at line 39 of file clock 5411x.c.

# 8.57.2 Function Documentation

**8.57.2.1** static uint32\_t Chip\_Clock\_GetAsyncSyscon\_ClockRate\_NoDiv (void ) [static]

Definition at line 54 of file clock\_5411x.c.

8.57.2.2 uint32\_t Chip\_Clock\_GetMCLKClockRate ( void )

- < HF-FRO 48MHz or 96MHz
- < Main pll
- < MCLK INPUT Clock pin set by IOCON
- < Disable clock source to MCLK

Definition at line 350 of file clock 5411x.c.

# 8.57.3 Variable Documentation

8.57.3.1 WEAK uint32\_t mclk\_in\_rate = 0

Definition at line 47 of file clock\_5411x.c.

# 8.58 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/dma\_5411x.c File Reference

```
#include "chip.h"
```

# 8.59 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/dma\_service\_5411x.c File Reference

```
#include "chip.h"
```

#### **Macros**

- #define DMA\_XFERCFG\_WIDTH 8
- #define DMA\_XFERCFG\_SRCINC 12
- #define DMA\_XFERCFG\_DSTINC 14

## **Functions**

void Chip\_DMASERVICE\_Init (DMA\_CHDESC\_T \*base)

Initialize DMA service.

- void Chip\_DMASERVICE\_ErrorHandler (void)
- void Chip DMASERVICE Isr (void)

DMA service interrupt handler.

 void Chip\_DMASERVICE\_RegisterCb (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, DMA\_CALL← BACK\_T pCallback)

Register callback function.

• void Chip\_DMASERVICE\_SingleBuffer (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, uint32\_t p  $\leftarrow$  Mem, uint32\_t length)

Use Single buffer mechanism.

void Chip\_DMASERVICE\_DoubleBuffer (const DMA\_PERIPHERAL\_CONTEXT\_T \*pContext, uint32\_t p
 — Mem, uint32\_t length, DMA\_DUAL\_DESCRIPTOR\_T \*pD)

Use double buffer mechanism.

# **Variables**

- DMA\_CALLBACK\_T dma\_pCallback\_array [MAX\_DMA\_CHANNEL]
- DMA\_CALLBACK\_T dma\_service\_error\_cb

# 8.59.1 Macro Definition Documentation

8.59.1.1 #define DMA\_XFERCFG\_DSTINC 14

Definition at line 97 of file dma service 5411x.c.

8.59.1.2 #define DMA\_XFERCFG\_SRCINC 12

Definition at line 96 of file dma\_service\_5411x.c.

```
8.59.1.3 #define DMA_XFERCFG_WIDTH 8
```

Definition at line 95 of file dma\_service\_5411x.c.

#### 8.59.2 Function Documentation

8.59.2.1 void Chip\_DMASERVICE\_ErrorHandler ( void )

Definition at line 50 of file dma\_service\_5411x.c.

## 8.59.3 Variable Documentation

8.59.3.1 DMA CALLBACK Tdma\_pCallback\_array[MAX DMA CHANNEL]

Definition at line 34 of file dma service 5411x.c.

8.59.3.2 DMA\_CALLBACK\_T dma\_service\_error\_cb

Definition at line 35 of file dma\_service\_5411x.c.

# 8.60 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/dmic\_5411x.c File Reference

#include "chip.h"

# **Functions**

void Chip\_DMIC\_Init (const CHIP\_SYSCON\_CLOCK\_T clock, const CHIP\_SYSCON\_PERIPH\_RESET\_T reset)

Initialize DMIC interface.

• void Chip\_DMIC\_CfgIO (LPC\_DMIC\_T \*pDMIC, DMIC\_IO\_T cfg)

Configure DMIC io.

void Chip\_DMIC\_SetOpMode (LPC\_DMIC\_T \*pDMIC, OP\_MODE\_T mode)

Set DMIC operating mode.

void Chip\_DMIC\_CfgChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DMIC\_CHANNEL\_CONFIG\_←
 T \*channel\_cfg)

Configure DMIC channel.

 void Chip\_DMIC\_CfgChannelDc (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, DC\_REMOVAL\_T dc\_cut\_level, uint32\_t post\_dc\_gain\_reduce, bool saturate16bit)

Configure DMIC channel DC removal setting.

• void Chip\_DMIC\_Use2fs (LPC\_DMIC\_T \*pDMIC, bool use2fs)

Configure Clock scaling.

void Chip\_DMIC\_EnableChannnel (LPC\_DMIC\_T \*pDMIC, uint32\_t channelmask)

Configure Clock scaling.

• void Chip\_DMIC\_FifoChannel (LPC\_DMIC\_T \*pDMIC, uint32\_t channel, uint32\_t trig\_level, uint32\_t enable, uint32\_t resetn)

Configure fifo settings for DMIC channel.

#### **Variables**

- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch0\_dma\_context
- DMA PERIPHERAL CONTEXT T dmic ch1 dma context
- DMA PERIPHERAL CONTEXT T dmic ch0 dma interleaved context
- DMA\_PERIPHERAL\_CONTEXT\_T dmic\_ch1\_dma\_interleaved\_context

# 8.61 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/flexcomm\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- int Chip FLEXCOMM GetIndex (LPC FLEXCOMM T\*pFCOMM)
  - Get index of the FLEXCOMM corresponding to the given base address.
- int Chip\_FLEXCOMM\_Init (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph)

Initialize FlexCOMM and associate it with a given peripheral.

- void Chip FLEXCOMM Delnit (LPC FLEXCOMM T\*pFCOMM)
  - Uninitialize the FlexCOMM.
- int Chip\_FLEXCOMM\_SetPeriph (LPC\_FLEXCOMM\_T \*pFCOMM, FLEXCOMM\_PERIPH\_T periph, int lock)

Set FLEXCOMM to a peripheral function.

# 8.62 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/fpu\_init.c File Reference

# 8.63 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/i2cm\_5411x.c File Reference

```
#include "chip.h"
```

# **Functions**

- void Chip\_I2CM\_SetBusSpeed (LPC\_I2C\_T \*pI2C, uint32\_t busSpeed)
  - Set up bus speed for LPC\_I2C controller.
- uint32\_t Chip\_I2CM\_XferHandler (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transfer state change handler.

- void Chip\_I2CM\_Xfer (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)
  - Transmit and Receive data in master mode.
- uint32\_t Chip\_I2CM\_XferBlocking (LPC\_I2C\_T \*pI2C, I2CM\_XFER\_T \*xfer)

Transmit and Receive data in master mode.

# 8.64 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/i2cs\_5411x.c File Reference

```
#include "chip.h"
```

# **Functions**

uint32\_t Chip\_I2CS\_XferHandler (LPC\_I2C\_T \*pI2C, const I2CS\_XFER\_T \*xfers)
 Slave transfer state change handler.

# 8.65 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/i2s\_5411x.c File Reference

#include "chip.h"

## **Functions**

int Chip\_I2S\_Init (LPC\_I2S\_T \*pI2S, I2S\_AUDIO\_FORMAT\_T \*fmt)

Initialize I2S driver.

• Status Chip\_I2S\_Config (LPC\_I2S\_T \*pI2S, I2S\_AUDIO\_FORMAT\_T \*fmt)

Configure I2S Port.

void Chip\_I2S\_FIFO\_Config (LPC\_I2S\_T \*pI2S, I2S\_AUDIO\_FORMAT\_T \*fmt)

Configure I2S FIFO.

- static void fifo\_ctrl\_tx (LPC\_I2S\_T \*pI2S, I2S\_FIFO\_CMD\_T cmd)
- static void fifo ctrl rx (LPC I2S T\*pI2S, I2S FIFO CMD T cmd)
- void Chip\_I2S\_FIFO\_Control (LPC\_I2S\_T \*pI2S, I2S\_AUDIO\_FORMAT\_T \*fmt, I2S\_FIFO\_CMD\_T cmd)
   Execute I2S FIFO control commands.
- void Chip\_I2S\_ErrorHandler (LPC\_I2S\_T \*pI2S, I2S\_STATISTICS\_T \*stat)

  I2S error handler.

### 8.65.1 Function Documentation

8.65.1.1 Status Chip\_I2S\_Config ( LPC I2S\_T \* pI2S, I2S\_AUDIO\_FORMAT\_T \* fmt )

Configure I2S Port.

## **Parameters**

pl2S	: The base I2S peripheral on the chip
fmt	: Audio Format

#### Returns

SUCCESS or ERROR

Definition at line 67 of file i2s\_5411x.c.

8.65.1.2 void Chip\_I2S\_ErrorHandler ( LPC\_I2S\_T \* pI2S, I2S\_STATISTICS\_T \* stat )

I2S error handler.

#### **Parameters**

I2S	: The base of the I2S peripheral on the chip

stat	: Statistics structure
------	------------------------

#### Returns

Nothing

Definition at line 210 of file i2s\_5411x.c.

```
8.65.1.3 void Chip_I2S_FIFO_Config ( LPC_I2S_T * pl2S, I2S_AUDIO_FORMAT_T * fmt )
```

Configure I2S FIFO.

#### **Parameters**

pl2S	: The base I2S peripheral on the chip
fmpt	: Audio format information

## Returns

Nothing

Definition at line 120 of file i2s\_5411x.c.

```
8.65.1.4 \quad \text{void Chip\_I2S\_FIFO\_Control ( LPC\_I2S\_T*pl2S, I2S\_AUDIO\_FORMAT\_T*fmt, I2S\_FIFO\_CMD\_T cmd )}
```

Execute I2S FIFO control commands.

### **Parameters**

pl2S	: The base I2S peripheral on the chip
fmt	: Audio format information
cmd	: FIFO command

# Returns

Nothing

Definition at line 191 of file i2s\_5411x.c.

```
8.65.1.5 int Chip_I2S_Init ( LPC_I2S_T * pl2S, I2S_AUDIO_FORMAT_T * fmt )
```

Initialize I2S driver.

**Parameters** 

pl2S	: The base of I2S peripheral on the chip

# Returns

0 - on success; ERR\_FLEXCOMM\_FUNCNOTSUPPORTED or ERR\_FLEXCOMM\_NOTFREE on failure

Definition at line 49 of file i2s\_5411x.c.

8.65.1.6 static void fifo\_ctrl\_rx ( LPC\_I2S\_T \* pl2S, I2S\_FIFO\_CMD\_T cmd ) [static]

Definition at line 167 of file i2s\_5411x.c.

```
8.65.1.7 static void fifo_ctrl_tx ( LPC_I2S_T * pl2S, I2S_FIFO_CMD_T cmd ) [static]
```

Definition at line 140 of file i2s\_5411x.c.

# 8.66 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/iap.c File Reference

```
#include "chip.h"
```

# **Functions**

- uint8\_t Chip\_IAP\_PreSectorForReadWrite (uint32\_t strSector, uint32\_t endSector)
  - Prepare sector for write operation.
- uint8\_t Chip\_IAP\_CopyRamToFlash (uint32\_t dstAdd, uint32\_t \*srcAdd, uint32\_t byteswrt)
   Copy RAM to flash.
- uint8\_t Chip\_IAP\_EraseSector (uint32\_t strSector, uint32\_t endSector)

Erase sector.

- uint8\_t Chip\_IAP\_BlankCheckSector (uint32\_t strSector, uint32\_t endSector)
  - Blank check a sector or multiples sector of on-chip flash memory.
- uint32\_t Chip\_IAP\_ReadPID ()

Read part identification number.

uint8\_t Chip\_IAP\_ReadBootCode ()

Read boot code version number.

- uint8 t Chip IAP Compare (uint32 t dstAdd, uint32 t srcAdd, uint32 t bytescmp)
  - Compare the memory contents at two locations.
- uint8\_t Chip\_IAP\_ReinvokeISP ()

IAP reinvoke ISP to invoke the bootloader in ISP mode.

uint32\_t Chip\_IAP\_ReadUID ()

Read the unique ID.

uint8\_t Chip\_IAP\_ErasePage (uint32\_t strPage, uint32\_t endPage)

Erase a page or multiple papers of on-chip flash memory.

# 8.67 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/pll\_5411x.c File Reference

```
#include "chip.h"
```

#### **Macros**

- #define NVALMAX (0x100)
- #define PVALMAX (0x20)
- #define MVALMAX (0x8000)
- #define SYS\_PLL\_SELR(d) (((d) & 0xf) << 0)
- #define SYS\_PLL\_SELI(d) (((d) & 0x3f) << 4)
- #define SYS\_PLL\_SELP(d) (((d) & 0x1f) << 10)</li>
- #define SYS\_PLL\_BYPASS (1 << 15)
- #define SYS\_PLL\_BYPASSCCODIV2 (1 << 16)
- #define SYS PLL UPLIMOFF (1 << 17)</li>
- #define SYS\_PLL\_BANDSEL (1 << 18)</li>

```
    #define SYS_PLL_DIRECTI (1 << 19)</li>
```

- #define SYS\_PLL\_DIRECTO (1 << 20)</li>
- #define PLL\_SSCG0\_MDEC\_VAL\_P (0)
- #define PLL\_SSCG0\_MDEC\_VAL\_M (0x1FFFFUL << PLL\_SSCG0\_MDEC\_VAL\_P)</li>
- #define PLL NDEC VAL P (0)
- #define PLL\_NDEC\_VAL\_M (0x3FFUL << PLL\_NDEC\_VAL\_P)</li>
- #define PLL PDEC VAL P (0)
- #define PLL PDEC VAL M (0x3FFUL << PLL PDEC VAL P)</li>
- #define PLL\_MIN\_CCO\_FREQ\_MHZ (75000000)
- #define PLL MAX CCO FREQ MHZ (150000000)
- #define PLL LOWER IN LIMIT (4000)
- #define PLL MIN IN SSMODE (2000000)
- #define PLL\_MAX\_IN\_SSMODE (4000000)
- #define PLL SSCG MF FREQ VALUE 4
- #define PLL\_SSCG\_MC\_COMP\_VALUE 2
- #define PLL SSCG MR DEPTH VALUE 4
- #define PLL SSCG DITHER VALUE 0
- #define SYSCON\_SYSPLLCTRL\_SELR\_P 0
- #define SYSCON SYSPLLCTRL SELR M (0xFUL << SYSCON SYSPLLCTRL SELR P)</li>
- #define SYSCON\_SYSPLLCTRL\_SELI\_P 4
- #define SYSCON SYSPLLCTRL SELI M (0x3FUL << SYSCON SYSPLLCTRL SELI P)
- #define SYSCON SYSPLLCTRL SELP P 10
- #define SYSCON SYSPLLCTRL SELP M (0x1FUL << SYSCON SYSPLLCTRL SELP P)</li>
- #define SYSCON SYSPLLCTRL BYPASS P 15
- #define SYSCON\_SYSPLLCTRL\_BYPASS (1UL << SYSCON\_SYSPLLCTRL\_BYPASS\_P)</li>
- #define SYSCON\_SYSPLLCTRL\_BYPASS\_FBDIV2\_P 16
- #define SYSCON\_SYSPLLCTRL\_BYPASS\_FBDIV2 (1UL << SYSCON\_SYSPLLCTRL\_BYPASS\_FBDI

  V2 P)</li>
- #define SYSCON SYSPLLCTRL UPLIMOFF P 17
- #define SYSCON SYSPLLCTRL UPLIMOFF (1UL << SYSCON SYSPLLCTRL UPLIMOFF P)</li>
- #define SYSCON\_SYSPLLCTRL\_BANDSEL\_SSCGREG\_N\_P 18
- #define SYSCON SYSPLLCTRL DIRECTI P 19
- #define SYSCON\_SYSPLLCTRL\_DIRECTI (1UL << SYSCON\_SYSPLLCTRL\_DIRECTI\_P)
- #define SYSCON\_SYSPLLCTRL\_DIRECTO\_P 20
- #define SYSCON\_SYSPLLCTRL\_DIRECTO (1UL << SYSCON\_SYSPLLCTRL\_DIRECTO\_P)</li>
- #define SYSCON SYSPLLSTAT LOCK P 0
- #define SYSCON\_SYSPLLSTAT\_LOCK (1UL << SYSCON\_SYSPLLSTAT\_LOCK\_P)</li>
- #define PLL CTRL BYPASS P 15
- #define PLL\_CTRL\_BYPASS\_FBDIV2\_P 16
- #define PLL\_CTRL\_UPLIMOFF\_P 17
- #define PLL\_CTRL\_BANDSEL\_SSCGREG\_N\_P 18
- #define PLL\_CTRL\_DIRECTI\_P 19
- #define PLL CTRL DIRECTO P 20
- #define PLL CTRL BYPASS (1 << PLL CTRL BYPASS P)
- #define PLL CTRL DIRECTI (1 << PLL CTRL DIRECTI P)</li>
- #define PLL\_CTRL\_DIRECTO (1 << PLL\_CTRL\_DIRECTO\_P)</li>
- #define PLL\_CTRL\_UPLIMOFF (1 << PLL\_CTRL\_UPLIMOFF\_P)</li>
- #define PLL\_CTRL\_BANDSEL\_SSCGREG\_N (1 << PLL\_CTRL\_BANDSEL\_SSCGREG\_N\_P)</li>
- #define PLL\_CTRL\_BYPASS\_FBDIV2 (1 << PLL\_CTRL\_BYPASS\_FBDIV2\_P)</li>
- #define PLL\_SSCG0\_MREQ\_P 17
- #define PLL\_SSCG0\_SEL\_EXT\_SSCG\_N\_P 18
- #define PLL SSCG0 SEL EXT SSCG N (1 << PLL SSCG0 SEL EXT SSCG N P)</li>
- #define PLL\_SSCG0\_MREQ (1 << PLL\_SSCG0\_MREQ\_P)

```
    #define PLL SSCG1 MD REQ P 19

    #define PLL_SSCG1_MOD_PD_SSCGCLK_N_P 28

• #define PLL SSCG1 DITHER P 29

    #define PLL SSCG1 MOD PD SSCGCLK N (1 << PLL SSCG1 MOD PD SSCGCLK N P)</li>

    #define PLL SSCG1 DITHER (1 << PLL SSCG1 DITHER P)</li>

    #define PLL SSCG1 MD REQ (1 << PLL SSCG1 MD REQ P)</li>

    #define PLL_NDEC_VAL_SET(value) (((unsigned long) (value) << PLL_NDEC_VAL_P) & PLL_NDEC_←</li>

 VAL M)
• #define PLL_NDEC_NREQ_P 10

    #define PLL NDEC NREQ (1 << PLL NDEC NREQ P)</li>

    #define PLL PDEC VAL SET(value) (((unsigned long) (value) << PLL PDEC VAL P) & PLL PDEC ←</li>

 VAL M)

    #define PLL_PDEC_PREQ_P 7

    #define PLL_PDEC_PREQ (1 << PLL_PDEC_PREQ_P)</li>

    #define PLL_SSCG0_MDEC_VAL_SET(value) (((unsigned long) (value) << PLL_SSCG0_MDEC_VAL_P)</li>

 & PLL SSCG0 MDEC VAL M)

    #define PLL SSCG0 MREQ P 17

    #define PLL_SSCG0_MREQ_(1 << PLL_SSCG0_MREQ_P)</li>

    #define PLL SSCG0 SEL EXT SSCG N P 18

    #define PLL_SSCG0_SEL_EXT_SSCG_N (1 << PLL_SSCG0_SEL_EXT_SSCG_N_P)</li>

    #define PLL_SSCG1_MD_FRACT_P 0

• #define PLL SSCG1 MD INT P 11
• #define PLL_SSCG1_MF_P 20
• #define PLL SSCG1 MC P 26
• #define PLL SSCG1 MR P 23

    #define PLL_SSCG1_MD_FRACT_M (0x7FFUL << PLL_SSCG1_MD_FRACT_P)</li>

    #define PLL SSCG1 MD INT M (0xFFUL << PLL SSCG1 MD INT P)</li>

    #define PLL SSCG1 MF M (0x7UL << PLL SSCG1 MF P)</li>

    #define PLL SSCG1 MC M (0x3UL << PLL SSCG1 MC P)</li>

    #define PLL_SSCG1_MR_M (0x7UL << PLL_SSCG1_MR_P)</li>

    #define PLL_SSCG1_MD_FRACT_SET(value)

    #define PLL SSCG1 MD INT SET(value)

    #define PLL0 SSCG MF FREQ VALUE 4

• #define PLL0 SSCG MC COMP VALUE 2

    #define PLL0 SSCG MR DEPTH VALUE 4
```

# Functions

• static uint32 t pllEncodeN (uint32 t N)

#define PLL0\_SSCG\_DITHER\_VALUE 0

• #define PLL MAX N DIV 0x100

- static uint32\_t pllDecodeN (uint32\_t NDEC)
- static uint32\_t pllEncodeP (uint32\_t P)
- static uint32\_t pllDecodeP (uint32\_t PDEC)
- static uint32\_t pllEncodeM (uint32\_t M)
- static uint32 t pllDecodeM (uint32 t MDEC)
- static void pllFindSel (uint32\_t M, bool bypassFBDIV2, uint32\_t \*pSelP, uint32\_t \*pSelI, uint32\_t \*pSelR)
- uint32\_t findPllPreDiv (uint32\_t ctrlReg, uint32\_t nDecReg)
- uint32\_t findPllPostDiv (uint32\_t ctrlReg, uint32\_t pDecReg)
- uint32 t findPIIMMult (uint32 t ctrlReg, uint32 t mDecReg)
- static uint32 t FindGreatestCommonDivisor (uint32 t m, uint32 t n)
- static PLL\_ERROR\_T Chip\_Clock\_GetPIlConfig (uint32\_t finHz, uint32\_t foutHz, PLL\_SETUP\_T \*pSetup, bool useFeedbackDiv2, bool useSS)
- static void Chip\_Clock\_GetSystemPLLOutFromSetupUpdate (PLL\_SETUP\_T \*pSetup)

uint32\_t Chip\_Clock\_GetSystemPLLInClockRate (void)

Return System PLL input clock rate.

uint32 t Chip Clock GetSystemPLLOutFromSetup (PLL SETUP T \*pSetup)

Return System PLL output clock rate from setup structure.

uint32\_t Chip\_Clock\_GetStoredPLLClockRate (void)

Get the rate of pll from the stored value.

void Chip\_Clock\_SetStoredPLLClockRate (uint32\_t rate)

Store the current PLL rate.

uint32\_t Chip\_Clock\_GetSystemPLLOutClockRate (bool recompute)

Return System PLL output clock rate.

void Chip\_Clock\_SetBypassPLL (bool bypass)

Enables and disables PLL bypass mode.

PLL\_ERROR\_T Chip\_Clock\_SetupPLLData (PLL\_CONFIG\_T \*pControl, PLL\_SETUP\_T \*pSetup)

Set PLL output based on the passed PLL setup data.

PLL\_ERROR\_T Chip\_Clock\_SetupSystemPLLPrec (PLL\_SETUP\_T \*pSetup)

Set PLL output from PLL setup structure (precise frequency)

• PLL\_ERROR\_T Chip\_Clock\_SetPLLFreq (const PLL\_SETUP\_T \*pSetup)

Set PLL output from PLL setup structure (precise frequency)

void Chip\_Clock\_SetupSystemPLL (uint32\_t multiply\_by, uint32\_t input\_freq)

Set PLL output based on the multiplier and input frequency.

#### **Variables**

static uint32\_t curPIIRate

## 8.67.1 Macro Definition Documentation

8.67.1.1 #define MVALMAX (0x8000)

Definition at line 40 of file pll\_5411x.c.

8.67.1.2 #define NVALMAX (0x100)

Definition at line 38 of file pll\_5411x.c.

8.67.1.3 #define PLL0\_SSCG\_DITHER\_VALUE 0

Definition at line 169 of file pll\_5411x.c.

8.67.1.4 #define PLL0\_SSCG\_MC\_COMP\_VALUE 2

Definition at line 167 of file pll\_5411x.c.

8.67.1.5 #define PLL0\_SSCG\_MF\_FREQ\_VALUE 4

Definition at line 166 of file pll\_5411x.c.

8.67.1.6 #define PLL0\_SSCG\_MR\_DEPTH\_VALUE 4

Definition at line 168 of file pll\_5411x.c.

```
8.67.1.7 #define PLL_CTRL_BANDSEL_SSCGREG_N (1 << PLL_CTRL_BANDSEL_SSCGREG_N_P)
Definition at line 107 of file pll_5411x.c.
8.67.1.8 #define PLL_CTRL_BANDSEL_SSCGREG_N_P 18
Definition at line 99 of file pll_5411x.c.
8.67.1.9 #define PLL_CTRL_BYPASS (1 << PLL_CTRL_BYPASS_P)
Definition at line 103 of file pll_5411x.c.
8.67.1.10 #define PLL_CTRL_BYPASS_FBDIV2 (1 << PLL_CTRL_BYPASS_FBDIV2_P)
Definition at line 108 of file pll_5411x.c.
8.67.1.11 #define PLL_CTRL_BYPASS_FBDIV2_P 16
Definition at line 97 of file pll_5411x.c.
8.67.1.12 #define PLL_CTRL_BYPASS_P 15
Definition at line 96 of file pll_5411x.c.
8.67.1.13 #define PLL_CTRL_DIRECTI (1 << PLL_CTRL_DIRECTI_P)
Definition at line 104 of file pll_5411x.c.
8.67.1.14 #define PLL_CTRL_DIRECTI_P 19
Definition at line 100 of file pll_5411x.c.
8.67.1.15 #define PLL_CTRL_DIRECTO (1 << PLL_CTRL_DIRECTO_P)
Definition at line 105 of file pll 5411x.c.
8.67.1.16 #define PLL_CTRL_DIRECTO_P 20
Definition at line 101 of file pll_5411x.c.
8.67.1.17 #define PLL_CTRL_UPLIMOFF (1 << PLL_CTRL_UPLIMOFF_P)
Definition at line 106 of file pll 5411x.c.
8.67.1.18 #define PLL_CTRL_UPLIMOFF_P 17
```

Definition at line 98 of file pll\_5411x.c.

8.67.1.19 #define PLL\_LOWER\_IN\_LIMIT (4000)

Minimum PLL input rate

Definition at line 63 of file pll 5411x.c.

8.67.1.20 #define PLL\_MAX\_CCO\_FREQ\_MHZ (150000000)

Definition at line 62 of file pll\_5411x.c.

8.67.1.21 #define PLL\_MAX\_IN\_SSMODE (4000000)

Definition at line 65 of file pll 5411x.c.

8.67.1.22 #define PLL\_MAX\_N\_DIV 0x100

Definition at line 171 of file pll\_5411x.c.

8.67.1.23 #define PLL\_MIN\_CCO\_FREQ\_MHZ (75000000)

Definition at line 61 of file pll\_5411x.c.

8.67.1.24 #define PLL\_MIN\_IN\_SSMODE (2000000)

Definition at line 64 of file pll\_5411x.c.

8.67.1.25 #define PLL\_NDEC\_NREQ (1 << PLL\_NDEC\_NREQ\_P)

Definition at line 128 of file pll\_5411x.c.

8.67.1.26 #define PLL\_NDEC\_NREQ\_P 10

Definition at line 127 of file pll\_5411x.c.

8.67.1.27 #define PLL\_NDEC\_VAL\_M (0x3FFUL << PLL\_NDEC\_VAL\_P)

Definition at line 57 of file pll\_5411x.c.

8.67.1.28 #define PLL\_NDEC\_VAL\_P (0)

Definition at line 56 of file pll\_5411x.c.

8.67.1.29 #define PLL\_NDEC\_VAL\_SET( value ) (((unsigned long) (value) << PLL\_NDEC\_VAL\_P) & PLL\_NDEC\_VAL\_M)

Definition at line 126 of file pll\_5411x.c.

8.67.1.30 #define PLL\_PDEC\_PREQ (1 << PLL\_PDEC\_PREQ\_P)

Definition at line 133 of file pll\_5411x.c.

8.67.1.31 #define PLL\_PDEC\_PREQ\_P 7

Definition at line 132 of file pll\_5411x.c.

8.67.1.32 #define PLL\_PDEC\_VAL\_M (0x3FFUL << PLL\_PDEC\_VAL\_P)

Definition at line 59 of file pll 5411x.c.

8.67.1.33 #define PLL\_PDEC\_VAL\_P (0)

Definition at line 58 of file pll 5411x.c.

8.67.1.34 #define PLL\_PDEC\_VAL\_SET( value ) (((unsigned long) (value) << PLL\_PDEC\_VAL\_P) & PLL\_PDEC\_VAL\_M)

Definition at line 131 of file pll\_5411x.c.

8.67.1.35 #define PLL\_SSCG0\_MDEC\_VAL\_M (0x1FFFFUL << PLL\_SSCG0\_MDEC\_VAL\_P)

Definition at line 55 of file pll 5411x.c.

8.67.1.36 #define PLL\_SSCG0\_MDEC\_VAL\_P (0)

Definition at line 54 of file pll\_5411x.c.

8.67.1.37 #define PLL\_SSCG0\_MDEC\_VAL\_SET( value ) (((unsigned long) (value) << PLL\_SSCG0\_MDEC\_VAL\_P) & PLL\_SSCG0\_MDEC\_VAL\_M)

Definition at line 136 of file pll\_5411x.c.

8.67.1.38 #define PLL\_SSCG0\_MREQ (1 << PLL\_SSCG0\_MREQ\_P)

Definition at line 138 of file pll\_5411x.c.

8.67.1.39 #define PLL\_SSCG0\_MREQ (1 << PLL\_SSCG0\_MREQ\_P)

Definition at line 138 of file pll\_5411x.c.

8.67.1.40 #define PLL\_SSCG0\_MREQ\_P 17

Definition at line 137 of file pll\_5411x.c.

8.67.1.41 #define PLL SSCG0 MREQ P 17

Definition at line 137 of file pll\_5411x.c.

8.67.1.42 #define PLL\_SSCG0\_SEL\_EXT\_SSCG\_N (1 << PLL\_SSCG0\_SEL\_EXT\_SSCG\_N P)

Definition at line 140 of file pll\_5411x.c.

```
8.67.1.43 #define PLL_SSCG0_SEL_EXT_SSCG_N (1 << PLL_SSCG0_SEL_EXT_SSCG_N_P)
Definition at line 140 of file pll_5411x.c.
8.67.1.44 #define PLL_SSCG0_SEL_EXT_SSCG_N_P 18
Definition at line 139 of file pll 5411x.c.
8.67.1.45 #define PLL_SSCG0_SEL_EXT_SSCG_N_P 18
Definition at line 139 of file pll_5411x.c.
8.67.1.46 #define PLL_SSCG1_DITHER (1 << PLL_SSCG1_DITHER_P)
Definition at line 122 of file pll_5411x.c.
8.67.1.47 #define PLL_SSCG1_DITHER_P 29
Definition at line 120 of file pll_5411x.c.
8.67.1.48 #define PLL_SSCG1_MC_M (0x3UL << PLL_SSCG1_MC_P)
Definition at line 152 of file pll 5411x.c.
8.67.1.49 #define PLL_SSCG1_MC_P 26
Definition at line 146 of file pll_5411x.c.
8.67.1.50 #define PLL_SSCG1_MD_FRACT_M (0x7FFUL << PLL_SSCG1_MD_FRACT_P)
Definition at line 149 of file pll_5411x.c.
8.67.1.51 #define PLL_SSCG1_MD_FRACT_P 0
Definition at line 143 of file pll_5411x.c.
8.67.1.52 #define PLL_SSCG1_MD_FRACT_SET( value )
Value:
PLL_SSCG1_MD_FRACT_M)
Definition at line 155 of file pll_5411x.c.
8.67.1.53 #define PLL_SSCG1_MD_INT_M (0xFFUL << PLL_SSCG1_MD_INT_P)
Definition at line 150 of file pll_5411x.c.
```

```
8.67.1.54 #define PLL_SSCG1_MD_INT_P 11
Definition at line 144 of file pll_5411x.c.
8.67.1.55 #define PLL_SSCG1_MD_INT_SET( value )
Value:
(((unsigned long) (value) << \
                   PLL_SSCG1_MD_INT_P) &
      PLL_SSCG1_MD_INT_M)
Definition at line 157 of file pll_5411x.c.
8.67.1.56 #define PLL_SSCG1_MD_REQ (1 << PLL_SSCG1_MD_REQ_P)
Definition at line 123 of file pll 5411x.c.
8.67.1.57 #define PLL SSCG1 MD REQ P 19
Definition at line 118 of file pll_5411x.c.
8.67.1.58 #define PLL_SSCG1_MF_M (0x7UL << PLL_SSCG1_MF_P)
Definition at line 151 of file pll_5411x.c.
8.67.1.59 #define PLL_SSCG1_MF_P 20
Definition at line 145 of file pll_5411x.c.
8.67.1.60 #define PLL_SSCG1_MOD_PD_SSCGCLK_N (1 << PLL_SSCG1_MOD_PD_SSCGCLK_N_P)
Definition at line 121 of file pll_5411x.c.
8.67.1.61 #define PLL_SSCG1_MOD_PD_SSCGCLK_N_P 28
Definition at line 119 of file pll 5411x.c.
8.67.1.62 #define PLL_SSCG1_MR_M (0x7UL << PLL_SSCG1_MR_P)
Definition at line 153 of file pll_5411x.c.
8.67.1.63 #define PLL_SSCG1_MR_P 23
Definition at line 147 of file pll_5411x.c.
8.67.1.64 #define PLL_SSCG_DITHER_VALUE 0
Definition at line 71 of file pll_5411x.c.
```

8.67.1.65 #define PLL\_SSCG\_MC\_COMP\_VALUE 2

Definition at line 69 of file pll\_5411x.c.

8.67.1.66 #define PLL\_SSCG\_MF\_FREQ\_VALUE 4

Definition at line 68 of file pll\_5411x.c.

8.67.1.67 #define PLL\_SSCG\_MR\_DEPTH\_VALUE 4

Definition at line 70 of file pll 5411x.c.

8.67.1.68 #define PVALMAX (0x20)

Definition at line 39 of file pll\_5411x.c.

8.67.1.69 #define SYS\_PLL\_BANDSEL (1 << 18)

Enable MDEC control

Definition at line 49 of file pll\_5411x.c.

8.67.1.70 #define SYS\_PLL\_BYPASS (1 << 15)

Enable PLL bypass

Definition at line 46 of file pll\_5411x.c.

8.67.1.71 #define SYS\_PLL\_BYPASSCCODIV2 (1 << 16)

Enable bypass of extra divider by 2

Definition at line 47 of file pll\_5411x.c.

8.67.1.72 #define SYS\_PLL\_DIRECTI (1 << 19)

PLL0 direct input enable

Definition at line 50 of file pll\_5411x.c.

8.67.1.73 #define SYS\_PLL\_DIRECTO (1 << 20)

PLL0 direct output enable

Definition at line 51 of file pll\_5411x.c.

8.67.1.74 #define SYS\_PLL\_SELI( d) (((d) & 0x3f) << 4)

Bandwidth select I value

Definition at line 44 of file pll\_5411x.c.

8.67.1.75 #define SYS\_PLL\_SELP( d ) (((d) & 0x1f) << 10)

Bandwidth select P value

Definition at line 45 of file pll\_5411x.c.

8.67.1.76 #define SYS\_PLL\_SELR( d ) (((d) & 0xf) << 0)

Bandwidth select R value

Definition at line 43 of file pll\_5411x.c.

8.67.1.77 #define SYS\_PLL\_UPLIMOFF (1 << 17)

Enable spread spectrum/fractional mode

Definition at line 48 of file pll\_5411x.c.

8.67.1.78 #define SYSCON\_SYSPLLCTRL\_BANDSEL\_SSCGREG\_N (1UL << SYSCON\_SYSPLLCTRL\_BANDSEL\_SSCGREG ← \_ N\_P)

Definition at line 87 of file pll 5411x.c.

8.67.1.79 #define SYSCON\_SYSPLLCTRL\_BANDSEL\_SSCGREG\_N\_P 18

Definition at line 86 of file pll\_5411x.c.

8.67.1.80 #define SYSCON\_SYSPLLCTRL\_BYPASS (1UL << SYSCON\_SYSPLLCTRL\_BYPASS\_P)

Definition at line 81 of file pll\_5411x.c.

8.67.1.81 #define SYSCON\_SYSPLLCTRL\_BYPASS\_FBDIV2 (1UL << SYSCON\_SYSPLLCTRL\_BYPASS\_FBDIV2\_P)

Definition at line 83 of file pll\_5411x.c.

8.67.1.82 #define SYSCON\_SYSPLLCTRL\_BYPASS\_FBDIV2\_P 16

Definition at line 82 of file pll\_5411x.c.

8.67.1.83 #define SYSCON\_SYSPLLCTRL\_BYPASS\_P 15

Definition at line 80 of file pll\_5411x.c.

 $8.67.1.84 \quad \text{\#define SYSCON\_SYSPLLCTRL\_DIRECTI (1UL $<<$ SYSCON\_SYSPLLCTRL\_DIRECTI\_P)}$ 

Definition at line 89 of file pll 5411x.c.

8.67.1.85 #define SYSCON\_SYSPLLCTRL\_DIRECTI\_P 19

Definition at line 88 of file pll\_5411x.c.

8.67.1.86 #define SYSCON\_SYSPLLCTRL\_DIRECTO (1UL << SYSCON\_SYSPLLCTRL\_DIRECTO\_P)

Definition at line 91 of file pll\_5411x.c.

8.67.1.87 #define SYSCON\_SYSPLLCTRL\_DIRECTO\_P 20

Definition at line 90 of file pll\_5411x.c.

8.67.1.88 #define SYSCON\_SYSPLLCTRL\_SELI\_M (0x3FUL << SYSCON\_SYSPLLCTRL\_SELI\_P)

Definition at line 77 of file pll\_5411x.c.

8.67.1.89 #define SYSCON\_SYSPLLCTRL\_SELI\_P 4

Definition at line 76 of file pll\_5411x.c.

8.67.1.90 #define SYSCON\_SYSPLLCTRL\_SELP\_M (0x1FUL << SYSCON\_SYSPLLCTRL\_SELP\_P)

Definition at line 79 of file pll\_5411x.c.

8.67.1.91 #define SYSCON\_SYSPLLCTRL\_SELP\_P 10

Definition at line 78 of file pll\_5411x.c.

8.67.1.92 #define SYSCON\_SYSPLLCTRL\_SELR\_M (0xFUL << SYSCON\_SYSPLLCTRL\_SELR\_P)

Definition at line 75 of file pll\_5411x.c.

8.67.1.93 #define SYSCON\_SYSPLLCTRL\_SELR\_P 0

Definition at line 74 of file pll\_5411x.c.

8.67.1.94 #define SYSCON\_SYSPLLCTRL\_UPLIMOFF (1UL << SYSCON\_SYSPLLCTRL\_UPLIMOFF\_P)

Definition at line 85 of file pll 5411x.c.

8.67.1.95 #define SYSCON\_SYSPLLCTRL\_UPLIMOFF\_P 17

Definition at line 84 of file pll\_5411x.c.

 $8.67.1.96 \quad \hbox{\#define SYSCON\_SYSPLLSTAT\_LOCK (1UL $<<$ SYSCON\_SYSPLLSTAT\_LOCK\_P)}$ 

Definition at line 94 of file pll 5411x.c.

8.67.1.97 #define SYSCON\_SYSPLLSTAT\_LOCK\_P 0

Definition at line 93 of file pll\_5411x.c.

```
8.67.2 Function Documentation
8.67.2.1 static PLL_ERROR_T Chip_Clock_GetPIIConfig ( uint32_t finHz, uint32_t foutHz, PLL_SETUP_T * pSetup, bool
         useFeedbackDiv2, bool useSS ) [static]
Definition at line 488 of file pll 5411x.c.
8.67.2.2 static void Chip Clock GetSystemPLLOutFromSetupUpdate ( PLL SETUP T * pSetup ) [static]
Definition at line 643 of file pll 5411x.c.
8.67.2.3 static uint32_t FindGreatestCommonDivisor ( uint32_t m, uint32_t n ) [static]
Definition at line 474 of file pll_5411x.c.
8.67.2.4 uint32_t findPlIMMult ( uint32_t ctrlReg, uint32_t mDecReg )
Definition at line 455 of file pll_5411x.c.
8.67.2.5 uint32_t findPllPostDiv ( uint32_t ctrlReg, uint32_t pDecReg )
Definition at line 437 of file pll 5411x.c.
8.67.2.6 uint32_t findPIIPreDiv ( uint32_t ctrlReg, uint32_t nDecReg )
Definition at line 419 of file pll_5411x.c.
8.67.2.7 static uint32_t pllDecodeM ( uint32_t MDEC ) [static]
Definition at line 346 of file pll_5411x.c.
8.67.2.8 static uint32_t pllDecodeN ( uint32_t NDEC ) [static]
Definition at line 216 of file pll_5411x.c.
8.67.2.9 static uint32_t pllDecodeP ( uint32_t PDEC ) [static]
Definition at line 281 of file pll_5411x.c.
8.67.2.10 static uint32_t pllEncodeM ( uint32_t M ) [static]
Definition at line 316 of file pll 5411x.c.
8.67.2.11 static uint32_t pllEncodeN ( uint32_t N ) [static]
Definition at line 186 of file pll_5411x.c.
8.67.2.12 static uint32_t pllEncodeP ( uint32_t P ) [static]
```

Definition at line 251 of file pll\_5411x.c.

```
8.67.2.13 static void pllFindSel ( uint32_t M, bool bypassFBDIV2, uint32_t * pSelP, uint32_t * pSel
```

Definition at line 381 of file pll\_5411x.c.

# 8.67.3 Variable Documentation

```
8.67.3.1 uint32_t curPllRate [static]
```

Definition at line 175 of file pll\_5411x.c.

# 8.68 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/ring\_buffer.c File Reference

```
#include <string.h>
#include "ring_buffer.h"
```

## **Macros**

- #define RB\_INDH(rb) ((rb)->head & ((rb)->count 1))
- #define RB INDT(rb) ((rb)->tail & ((rb)->count 1))

## **Functions**

• int RingBuffer\_Init (RINGBUFF\_T \*RingBuff, void \*buffer, int itemSize, int count, void \*(\*cpyFunc)(void \*dst, const void \*src, uint32\_t len))

Initialize ring buffer.

• int RingBuffer\_Insert (RINGBUFF\_T \*RingBuff, const void \*data)

Insert a single item into ring buffer.

• int RingBuffer\_InsertMult (RINGBUFF\_T \*RingBuff, const void \*data, int num)

Insert an array of items into ring buffer.

• int RingBuffer\_Pop (RINGBUFF\_T \*RingBuff, void \*data)

Pop an item from the ring buffer.

• int RingBuffer\_PopMult (RINGBUFF\_T \*RingBuff, void \*data, int num)

Pop an array of items from the ring buffer.

# 8.68.1 Macro Definition Documentation

```
8.68.1.1 #define RB_INDH( rb ) ((rb)->head & ((rb)->count - 1))
```

Definition at line 39 of file ring\_buffer.c.

```
8.68.1.2 #define RB_INDT( rb ) ((rb)->tail & ((rb)->count - 1))
```

Definition at line 40 of file ring\_buffer.c.

# 8.69 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/rtc\_ut.c File Reference

```
#include "rtc_ut.h"
```

# **Macros**

- #define SECSPERMIN (60)
- #define MINSPERHOUR (60)
- #define SECSPERHOUR (SECSPERMIN \* MINSPERHOUR)
- #define HOURSPERDAY (24)
- #define SECSPERDAY (SECSPERMIN \* MINSPERHOUR \* HOURSPERDAY)
- #define DAYSPERWEEK (7)
- #define MONETHSPERYEAR (12)
- #define DAYSPERYEAR (365)
- #define DAYSPERLEAPYEAR (366)

## **Functions**

- static void GetDMLY (int dayOff, struct tm \*pTime)
- void ConvertRtcTime (uint32\_t rtcTick, struct tm \*pTime)

Converts a RTC tick time to Universal time.

void ConvertTimeRtc (struct tm \*pTime, uint32\_t \*rtcTick)

Converts a Universal time to RTC tick time.

### **Variables**

static uint8\_t daysPerMonth [2][MONETHSPERYEAR]

# 8.69.1 Macro Definition Documentation

8.69.1.1 #define DAYSPERLEAPYEAR (366)

Definition at line 48 of file rtc\_ut.c.

8.69.1.2 #define DAYSPERWEEK (7)

Definition at line 45 of file rtc\_ut.c.

8.69.1.3 #define DAYSPERYEAR (365)

Definition at line 47 of file rtc\_ut.c.

8.69.1.4 #define HOURSPERDAY (24)

Definition at line 43 of file rtc\_ut.c.

8.69.1.5 #define MINSPERHOUR (60)

Definition at line 41 of file rtc\_ut.c.

8.69.1.6 #define MONETHSPERYEAR (12)

Definition at line 46 of file rtc\_ut.c.

```
8.69.1.7 #define SECSPERDAY (SECSPERMIN * MINSPERHOUR * HOURSPERDAY)
```

Definition at line 44 of file rtc\_ut.c.

```
8.69.1.8 #define SECSPERHOUR (SECSPERMIN * MINSPERHOUR)
```

Definition at line 42 of file rtc ut.c.

```
8.69.1.9 #define SECSPERMIN (60)
```

Definition at line 40 of file rtc ut.c.

#### 8.69.2 Function Documentation

```
8.69.2.1 static void GetDMLY (int dayOff, struct tm * pTime) [static]
```

Definition at line 66 of file rtc\_ut.c.

## 8.69.3 Variable Documentation

```
8.69.3.1 uint8_t daysPerMonth[2][MONETHSPERYEAR] [static]
```

#### Initial value:

Definition at line 51 of file rtc ut.c.

# 8.70 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/sct\_5411x.c File Reference

```
#include "chip.h"
```

# **Functions**

void Chip\_SCT\_Init (LPC\_SCT\_T \*pSCT)

Initializes the State Configurable Timer.

void Chip\_SCT\_DeInit (LPC\_SCT\_T \*pSCT)

Deinitializes the State Configurable Timer.

void Chip\_SCT\_SetClrControl (LPC\_SCT\_T \*pSCT, uint32\_t value, FunctionalState ena)

Set or Clear the Control register.

void Chip\_SCT\_SetConflictResolution (LPC\_SCT\_T \*pSCT, uint8\_t outnum, uint8\_t value)
 Set the conflict resolution.

# 8.71 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/sct\_pwm\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- void Chip\_SCTPWM\_SetOutPin (LPC\_SCT\_T \*pSCT, uint8\_t index, uint8\_t pin)
  - Setup the OUTPUT pin and associate it with an index.
- void Chip\_SCTPWM\_SetRate (LPC\_SCT\_T \*pSCT, uint32\_t freq)

Sets the frequency of the generated PWM wave.

## 8.72 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/spi\_common\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- int Chip\_SPI\_Init (LPC\_SPI\_T \*pSPI)
  - Initialize the SPI.
- void Chip\_SPI\_ConfigureSPI (LPC\_SPI\_T \*pSPI, SPI\_CFGSETUP\_T \*pCFG)

Setup SPI configuration.

## 8.73 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/spim\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- static uint16\_t get\_tx\_data (SPIM\_XFER\_T \*xfer)
- static void put\_rx\_data (SPIM\_XFER\_T \*xfer, uint16\_t data)
- static uint16\_t spim\_get\_xfercfg (const SPIM\_XFER\_T \*xfer)
- static void spim\_do\_txrx (LPC\_SPI\_T \*pSPI, uint32\_t stat, SPIM\_XFER\_T \*xfer)
- uint32\_t Chip\_SPIM\_SetClockRate (LPC\_SPI\_T \*pSPI, uint32\_t rate)

Set SPI master bit rate.

void Chip\_SPIM\_DelayConfig (LPC\_SPI\_T \*pSPI, SPIM\_DELAY\_CONFIG\_T \*pConfig)

Config SPI Delay parameters.

void Chip\_SPIM\_XferHandler (LPC\_SPI\_T \*pSPI, SPIM\_XFER\_T \*xfer)

SPI master transfer state change handler.

void Chip\_SPIM\_Xfer (LPC\_SPI\_T \*pSPI, SPIM\_XFER\_T \*xfer)

Start non-blocking SPI master transfer.

void Chip\_SPIM\_XferFIFO (LPC\_SPI\_T \*pSPI, SPIM\_XFER\_T \*xfer)

Start polled SPI master transfer.

void Chip\_SPIM\_XferBlocking (LPC\_SPI\_T \*pSPI, SPIM\_XFER\_T \*xfer)

Perform blocking SPI master transfer.

#### 8.73.1 Function Documentation

8.73.1.1 static uint16\_t get\_tx\_data ( SPIM\_XFER\_T \* xfer ) [static]

Definition at line 46 of file spim\_5411x.c.

798 File Documentation

```
8.73.1.2 static void put_rx_data ( SPIM_XFER_T * xfer, uint16_t data ) [static]
Definition at line 66 of file spim_5411x.c.
8.73.1.3 static void spim_do_txrx ( LPC_SPI_T * pSPI, uint32_t stat, SPIM_XFER_T * xfer ) [static]
Definition at line 101 of file spim_5411x.c.
8.73.1.4 static uint16_t spim_get_xfercfg ( const SPIM_XFER_T * xfer ) [static]
Definition at line 83 of file spim_5411x.c.
        C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spis_5411x.c File Reference
#include "chip.h"
Functions

    static uint16_t get_tx_data (SPIS_XFER_T *xfer)

    • static void put_rx_data (SPIS_XFER_T *xfer, uint16_t data)

    static void spis do txrx (LPC SPI T*pSPI, uint32 t stat, SPIS XFER T*xfer)

    • void Chip_SPIS_Init (LPC_SPI_T *pSPI)
          SPI slave initialization.

    void Chip_SPIS_EnableInts (LPC_SPI_T *pSPI)

          SPI slave interrupt enable.

    void Chip_SPIS_DisableInts (LPC_SPI_T *pSPI)

          SPI slave interrupt disable.

    void Chip_SPIS_LoadFIFO (LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)

         Load slave transmit FIFO.

    void Chip_SPIS_ReadFIFO (LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)

          SPI slave FIFO read.

    void Chip_SPIS_XferHandler (LPC_SPI_T *pSPI, SPIS_XFER_T *xfer)

          SPI slave transfer state change handler.
8.74.1 Function Documentation
8.74.1.1 static uint16_t get_tx_data ( SPIS_XFER_T * xfer ) [static]
Definition at line 47 of file spis_5411x.c.
8.74.1.2 static void put_rx_data ( SPIS_XFER_T * xfer, uint16_t data ) [static]
Definition at line 68 of file spis_5411x.c.
8.74.1.3 static void spis_do_txrx ( LPC_SPI_T * pSPI, uint32_t stat, SPIS_XFER_T * xfer ) [static]
Definition at line 85 of file spis_5411x.c.
```

# 8.75 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/stopwatch\_5411x.c File Reference

```
#include "chip.h"
#include "stopwatch.h"
```

#### **Macros**

• #define LPC\_TIMER32\_1 LPC\_TIMER0

#### **Functions**

void StopWatch\_Init (void)

Initialize stopwatch.

uint32\_t StopWatch\_Start (void)

Start a stopwatch.

• uint32\_t StopWatch\_TicksPerSecond (void)

Returns number of ticks per second of the stopwatch timer.

uint32\_t StopWatch\_TicksToMs (uint32\_t ticks)

Converts from stopwatch ticks to mS.

• uint32\_t StopWatch\_TicksToUs (uint32\_t ticks)

Converts from stopwatch ticks to uS.

uint32\_t StopWatch\_MsToTicks (uint32\_t mS)

Converts from mS to stopwatch ticks.

uint32\_t StopWatch\_UsToTicks (uint32\_t uS)

Converts from uS to stopwatch ticks.

#### **Variables**

- static uint32\_t ticksPerSecond
- static uint32 t ticksPerMs
- static uint32\_t ticksPerUs

#### 8.75.1 Macro Definition Documentation

8.75.1.1 #define LPC\_TIMER32\_1 LPC\_TIMER0

Definition at line 45 of file stopwatch\_5411x.c.

#### 8.75.2 Variable Documentation

8.75.2.1 uint32\_t ticksPerMs [static]

Definition at line 41 of file stopwatch\_5411x.c.

**8.75.2.2 uint32\_t ticksPerSecond** [static]

Definition at line 40 of file stopwatch\_5411x.c.

800 File Documentation

```
8.75.2.3 uint32_t ticksPerUs [static]
```

Definition at line 42 of file stopwatch\_5411x.c.

## 8.76 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/syscon\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

void Chip\_SYSCON\_SetNMISource (uint32\_t intsrc)

Set source for non-maskable interrupt (NMI)

void Chip\_SYSCON\_EnableNMISource (void)

Enable interrupt used for NMI source.

void Chip\_SYSCON\_DisableNMISource (void)

Disable interrupt used for NMI source.

• void Chip\_SYSCON\_Enable\_ASYNC\_Syscon (bool enable)

Enable or disable asynchronous APB bridge and subsystem.

uint32\_t Chip\_SYSCON\_GetCompFreqMeas (uint32\_t refClockRate)

Returns the computed value for a frequency measurement cycle.

void Chip\_SYSCON\_PowerUp (uint32\_t powerupmask)

Power up one or more blocks or peripherals.

# 8.77 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/sysinit\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- static void setupFlashClocks (uint32\_t freq)
- void Chip\_SetupFROClocking (uint32\_t iFreq)

Initialize the Core clock to given frequency (12, 48 or 96 MHz)

void Chip\_SetupIrcClocking (uint32\_t iFreq)

Clock and PLL initialization based on the internal oscillator.

void Chip\_SetupExtInClocking (uint32\_t iFreq)

Clock and PLL initialization based on the external clock input.

void Chip\_SystemInit (void)

Set up and initialize hardware prior to call to main()

#### 8.77.1 Function Documentation

8.77.1.1 static void setupFlashClocks ( uint32\_t freq ) [static]

Definition at line 47 of file sysinit\_5411x.c.

# 8.78 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/timer\_5411x.c File Reference

```
#include "chip.h"
```

#### **Macros**

• #define LAST\_TIMER (4)

#### **Functions**

void Chip\_TIMER\_Reset (LPC\_TIMER\_T \*pTMR)

Resets the timer terminal and prescale counts to 0.

void Chip\_TIMER\_ExtMatchControlSet (LPC\_TIMER\_T \*pTMR, int8\_t initial\_state, TIMER\_PIN\_MATCH
 —STATE\_T matchState, int8\_t matchnum)

Sets external match control (MATn.matchnum) pin control. For the pin selected with matchnum, sets the function of the pin that occurs on a terminal count match for the match count.

#### 8.78.1 Macro Definition Documentation

8.78.1.1 #define LAST\_TIMER (4)

Definition at line 37 of file timer\_5411x.c.

# 8.79 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/src/uart\_5411x.c File Reference

```
#include "chip.h"
```

#### **Functions**

- static uint32 t UART DivClk (uint32 t pclk, uint32 t m)
- static uint32 t UART GetHighDiv (uint32 t val, uint8 t strict)
- static int32\_t \_CalcErr (uint32\_t n, uint32\_t d, uint32\_t \*prev)
- static ErrorCode\_t \_UART\_CalcDiv (UART\_BAUD\_T \*ub)
- static void UART CalcMul (UART BAUD T \*ub)
- int Chip\_UART\_Init (LPC\_USART\_T \*pUART)

Initialize the UART peripheral.

void Chip\_UART\_DeInit (LPC\_USART\_T \*pUART)

Deinitialize the UART peripheral.

void Chip\_UART\_ConfigDMA (LPC\_USART\_T \*pUART)

Configure UART for DMA.

• int Chip\_UART\_Send (LPC\_USART\_T \*pUART, const void \*data, int numBytes)

Transmit a byte array through the UART peripheral (non-blocking)

• int Chip\_UART\_SendBlocking (LPC\_USART\_T \*pUART, const void \*data, int numBytes)

Transmit a byte array through the UART peripheral (blocking)

int Chip\_UART\_Read (LPC\_USART\_T \*pUART, void \*data, int numBytes)

Read data through the UART peripheral (non-blocking)

• int Chip UART ReadBlocking (LPC USART T \*pUART, void \*data, int numBytes)

Read data through the UART peripheral (blocking)

802 File Documentation

- int Chip\_UART\_CalculateBaud (UART\_BAUD\_T \*baud)
- uint32\_t Chip\_UART\_SetBaud (LPC\_USART\_T \*pUART, uint32\_t baudrate)

Set baud rate for UART.

void Chip\_UART\_RXIntHandlerRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB)

UART receive-only interrupt handler for ring buffers.

void Chip UART TXIntHandlerRB (LPC USART T\*pUART, RINGBUFF T\*pRB)

UART transmit-only interrupt handler for ring buffers.

- uint32\_t Chip\_UART\_SendRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB, const void \*data, int count)

  Populate a transmit ring buffer and start UART transmit.
- int Chip\_UART\_ReadRB (LPC\_USART\_T \*pUART, RINGBUFF\_T \*pRB, void \*data, int bytes)

  Copy data from a receive ring buffer.
- void Chip\_UART\_IRQHandlerRB (LPC\_USART\_T \*pUART, UART\_STATISTICS\_T \*stat, RINGBUFF\_←
   T \*pRXRB, RINGBUFF\_T \*pTXRB)

UART receive/transmit interrupt handler for ring buffers.

void Chip\_UART\_IRQHandlerDMA (LPC\_USART\_T \*pUART, UART\_STATISTICS\_T \*stat)

UART receive/transmit interrupt handler for DMA.

#### **Variables**

- static const uint32 t fifo config int = (UART FIFOCFG ENABLETX | UART FIFOCFG ENABLERX)
- static const uint32\_t fifo\_config\_dma = (UART\_FIFOCFG\_ENABLETX | UART\_FIFOCFG\_ENABLERX | U

  ART\_FIFOCFG\_DMATX | UART\_FIFOCFG\_DMARX)

#### 8.79.1 Function Documentation

```
8.79.1.1 static int32_t _CalcErr ( uint32_t n, uint32_t d, uint32_t * prev ) [static]
```

Definition at line 70 of file uart 5411x.c.

**8.79.1.2** static ErrorCode\_t\_UART\_CalcDiv(UART\_BAUD\_T \* ub) [static]

Definition at line 86 of file uart\_5411x.c.

8.79.1.3 static void \_UART\_CalcMul( UART\_BAUD\_T \* ub ) [static]

Definition at line 124 of file uart 5411x.c.

8.79.1.4 static uint32\_t \_UART\_DivClk( uint32\_t pclk, uint32\_t m ) [static]

Definition at line 48 of file uart 5411x.c.

8.79.1.5 static uint32\_t \_UART\_GetHighDiv ( uint32\_t val, uint8\_t strict ) [static]

Definition at line 58 of file uart\_5411x.c.

8.79.1.6 int Chip\_UART\_CalculateBaud ( UART\_BAUD\_T \* baud )

Definition at line 242 of file uart\_5411x.c.

#### 8.79.2 Variable Documentation

8.79.2.1 const uint32\_t fifo\_config\_dma = (UART\_FIFOCFG\_ENABLETX | UART\_FIFOCFG\_DMATX | UART\_FIFOCFG\_DMARX) [static]

Definition at line 38 of file uart 5411x.c.

8.79.2.2 const uint32\_t fifo\_config\_int = (UART\_FIFOCFG\_ENABLETX | UART\_FIFOCFG\_ENABLERX) [static]

Definition at line 37 of file uart\_5411x.c.

# 8.80 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/startup/cr\_startup\_lpc5411x-m0.c File Reference

#### **Macros**

- #define WEAK attribute ((weak))
- #define ALIAS(f) \_\_attribute\_\_ ((weak, alias (#f)))

#### **Functions**

- · void ResetISR (void)
- WEAK void NMI Handler (void)
- WEAK void HardFault Handler (void)
- WEAK void SVC Handler (void)
- WEAK void PendSV\_Handler (void)
- WEAK void SysTick\_Handler (void)
- WEAK void IntDefaultHandler (void)
- void WDT\_BOD\_IRQHandler (void DMA\_IRQHandler() ALIAS(IntDefaultHandler) void)
- attribute ((section(".after vectors")))
- \_\_attribute\_\_ ((section(".after\_vectors.reset")))

#### **Variables**

- unsigned int \_\_data\_section\_table
- unsigned int \_\_data\_section\_table\_end
- · unsigned int bss section table
- unsigned int <u>bss\_section\_table\_end</u>

#### 8.80.1 Macro Definition Documentation

8.80.1.1 #define ALIAS( f) \_\_attribute\_\_ ((weak, alias (#f)))

Definition at line 48 of file cr\_startup\_lpc5411x-m0.c.

8.80.1.2 #define WEAK \_\_attribute\_\_ ((weak))

Definition at line 47 of file cr\_startup\_lpc5411x-m0.c.

804 File Documentation

```
8.80.2 Function Documentation
8.80.2.1 __attribute__ ( (section(".after_vectors")) )
Definition at line 234 of file cr_startup_lpc5411x-m0.c.
8.80.2.2 __attribute__ ( (section(".after_vectors.reset")) )
Definition at line 328 of file cr_startup_lpc5411x-m0.c.
8.80.2.3 WEAK void HardFault_Handler ( void )
8.80.2.4 WEAK void IntDefaultHandler (void)
8.80.2.5 WEAK void NMI_Handler ( void )
8.80.2.6 WEAK void PendSV_Handler ( void )
8.80.2.7 void ResetISR (void)
8.80.2.8 WEAK void SVC_Handler (void)
8.80.2.9 WEAK void SysTick_Handler ( void )
8.80.2.10 void WDT_BOD_IRQHandler (void DMA_IRQHandler() ALIAS(IntDefaultHandler) void )
Definition at line 92 of file cr_startup_lpc5411x-m0.c.
8.80.3 Variable Documentation
8.80.3.1 unsigned int __bss_section_table
8.80.3.2 unsigned int __bss_section_table_end
8.80.3.3 unsigned int __data_section_table
```

# 8.81 C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/startup/cr\_startup\_lpc5411x.c File Reference

#### **Macros**

• #define WEAK \_\_attribute\_\_ ((weak))

8.80.3.4 unsigned int \_\_data\_section\_table\_end

#define ALIAS(f) \_\_attribute\_\_ ((weak, alias (#f)))

#### **Functions**

- void ResetISR (void)
- WEAK void NMI\_Handler (void)
- WEAK void HardFault\_Handler (void)
- WEAK void MemManage\_Handler (void)

- WEAK void BusFault\_Handler (void)
- WEAK void UsageFault\_Handler (void)
- WEAK void SVC\_Handler (void)
- WEAK void DebugMon\_Handler (void)
- WEAK void PendSV Handler (void)
- WEAK void SysTick\_Handler (void)
- WEAK void IntDefaultHandler (void)
- void WDT\_BOD\_IRQHandler (void DMA\_IRQHandler() ALIAS(IntDefaultHandler) void)
- \_\_attribute\_\_ ((section(".after\_vectors")))
- \_\_attribute\_\_ ((section(".after\_vectors.reset")))

#### **Variables**

```
• unsigned int __SWVtrace_Enabled
```

- unsigned int \_\_data\_section\_table
- unsigned int \_\_data\_section\_table\_end
- unsigned int \_\_bss\_section\_table
- unsigned int \_\_bss\_section\_table\_end

#### 8.81.1 Macro Definition Documentation

```
8.81.1.1 #define ALIAS( f ) __attribute__ ((weak, alias (#f)))
```

Definition at line 48 of file cr\_startup\_lpc5411x.c.

```
8.81.1.2 #define WEAK __attribute__ ((weak))
```

Definition at line 47 of file cr\_startup\_lpc5411x.c.

#### 8.81.2 Function Documentation

```
8.81.2.1 __attribute__ ( (section(".after_vectors")) )
```

Definition at line 248 of file cr\_startup\_lpc5411x.c.

```
8.81.2.2 __attribute__ ( (section(".after_vectors.reset")) )
```

Definition at line 340 of file cr\_startup\_lpc5411x.c.

```
8.81.2.3 WEAK void BusFault_Handler (void)
```

8.81.2.4 WEAK void DebugMon\_Handler ( void )

8.81.2.5 WEAK void HardFault\_Handler ( void )

8.81.2.6 WEAK void IntDefaultHandler (void)

8.81.2.7 WEAK void MemManage\_Handler ( void )

8.81.2.8 WEAK void NMI\_Handler (void)

806 File Documentation

```
8.81.2.9 WEAK void PendSV_Handler ( void )
8.81.2.10 void ResetISR (void)
8.81.2.11 WEAK void SVC_Handler (void)
8.81.2.12 WEAK void SysTick_Handler ( void )
8.81.2.13 WEAK void UsageFault_Handler ( void )
8.81.2.14 void WDT_BOD_IRQHandler (void DMA_IRQHandler() ALIAS(IntDefaultHandler) void )
Definition at line 98 of file cr_startup_lpc5411x.c.
8.81.3 Variable Documentation
8.81.3.1 unsigned int __bss_section_table
8.81.3.2 unsigned int __bss_section_table_end
8.81.3.3 unsigned int __data_section_table
8.81.3.4 unsigned int data section table end
8.81.3.5 unsigned int __SWVtrace_Enabled
Definition at line 64 of file cr_startup_lpc5411x.c.
8.82
       C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/crp.c File Reference
8.83
       C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/mtb.c File Reference
8.84
       C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/sysinit.c File Reference
#include "board.h"
Functions

    void SystemInit (void)

8.84.1 Function Documentation
8.84.1.1 void SystemInit (void)
Definition at line 59 of file sysinit.c.
```

8.85 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/community\_support.dox File Reference

- 8.86 C:/Jenkins/LPC5411x/lpcdocs/doxygen/common/copyright.dox File Reference
- 8.87 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/installation\_insts.dox File Reference
- 8.88 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/toolchains.dox File Reference
- 8.89 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/version\_history.dox File Reference
- 8.90 boards\_5411x.dox File Reference
- 8.91 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox\_lpc5411x/chip\_5411x/chip\_ 
  5411x.dox File Reference
- 8.92 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox\_lpc5411x/chip\_5411x/irq\_vector
  \_names.dox File Reference
- 8.93 C:/Jenkins/LPC5411x/lpcdocs/doxygen/dox\_lpc5411x/chip\_5411x/lpcopen\_
  layout.dox File Reference
- 8.94 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox\_lpc5411x/chip\_5411x/main\_← layout.dox File Reference
- 8.95 C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox\_lpc5411x/chip\_5411x/multicore.dox File Reference

808 File Documentation

# Index

_BIT	bcdDevice, 653
LPC Public Macros, 475	bcdUSB, 653
_BITMASK	iManufacturer, 654
LPC Public Macros, 475	iProduct, 654
_BIT_SHIFT	iSerialNumber, 654
NVIC Functions, 486	idProduct, 654
_BM_T	idVendor, 654
Dir, 551	_USB_DEVICE_QUALIFIER_DESCRIPTOR
Recipient, 551	bDescriptorType, 655
Type, 551	bDeviceClass, 655
_CalcErr	bDeviceProtocol, 655
uart_5411x.c, 804	bDeviceSubClass, 655
_IP_IDX	bLength, 656
NVIC Functions, 486	bMaxPacketSize0, 656
_REQUEST_TYPE	bNumConfigurations, 656
B, 632	bReserved, 656
BM, 632	bcdUSB, 655
_SBF	_USB_ENDPOINT_DESCRIPTOR
LPC Public Macros, 475	bDescriptorType, 657
_SHP_IDX	bEndpointAddress, 657
NVIC Functions, 487	bInterval, 657
_UART_CalcDiv	bLength, 657
uart_5411x.c, 804	bmAttributes, 657
_UART_CalcMul	wMaxPacketSize, 658
uart_5411x.c, 804	_USB_IAD_DESCRIPTOR
_UART_DivClk	bDescriptorType, 659
uart_5411x.c, 804	bFirstInterface, 659
_UART_GetHighDiv	bFunctionClass, 659
uart_5411x.c, 804	bFunctionProtocol, 659
_USB_COMMON_DESCRIPTOR	bFunctionSubClass, 659
bDescriptorType, 650	bInterfaceCount, 659
bLength, 650	bLength, 660
_USB_CONFIGURATION_DESCRIPTOR	iFunction, 660
bConfigurationValue, 651	_USB_INTERFACE_DESCRIPTOR
bDescriptorType, 651	bAlternateSetting, 660
bLength, 651	bDescriptorType, 660
bMaxPower, 652	bInterfaceClass, 660
bNumInterfaces, 652	bInterfaceNumber, 661
bmAttributes, 651	bInterfaceProtocol, 661
iConfiguration, 652	bInterfaceSubClass, 661
wTotalLength, 652	bLength, 661
_USB_DEVICE_DESCRIPTOR	bNumEndpoints, 661
bDescriptorType, 653	iInterface, 661
bDeviceClass, 653	_USB_OTHER_SPEED_CONFIGURATION
bDeviceProtocol, 653	bConfigurationValue, 662
bDeviceSubClass, 654	bDescriptorType, 662
bLength, 654	bLength, 662
bMaxPacketSize0, 654	bMaxPower, 662
bNumConfigurations, 654	bNumInterfaces, 662

bmAttributes, 662	MPU_PRESENT
IConfiguration, 663	CHIP: LPC5411X M0 core Cortex CMSIS defini-
wTotalLength, 663	tions, 198
_USB_SETUP_PACKET	CHIP: LPC5411X M4 core Cortex CMSIS defini-
bRequest, 663	tions, 202
bmRequestType, 663	NVIC_PRIO_BITS
wIndex, 664	CHIP: LPC5411X M0 core Cortex CMSIS defini-
wLength, 664	tions, 198
wValue, 664	CHIP: LPC5411X M4 core Cortex CMSIS defini-
_USB_STRING_DESCRIPTOR	tions, 202
bDescriptorType, 664	_0
bLength, 664	core_cm0plus.h, 685
bString, 665	core_cm4.h, 695
_WB_T	SWVtrace_Enabled
H, 665	cr_startup_lpc5411x.c, 808
L, 665	VTOR_PRESENT
CM0PLUS_CMSIS_VERSION	CHIP: LPC5411X M0 core Cortex CMSIS defini-
core_cm0plus.h, 684	tions, 199
CM0PLUS_CMSIS_VERSION_MAIN	Vendor_SysTickConfig
core_cm0plus.h, 684	CHIP: LPC5411X M0 core Cortex CMSIS defini-
CM0PLUS_CMSIS_VERSION_SUB	tions, 198
core_cm0plus.h, 684	CHIP: LPC5411X M4 core Cortex CMSIS defini-
CM0PLUS_REV	tions, 202
CHIP: LPC5411X M0 core Cortex CMSIS defini-	WORD_BYTE
tions, 198	W, 666
CM4_CMSIS_VERSION	WB, 666
core_cm4.h, 694	attribute
CM4_CMSIS_VERSION_MAIN	cr_startup_lpc5411x-m0.c, 806
core_cm4.h, 694	cr_startup_lpc5411x.c, 807
CM4_CMSIS_VERSION_SUB	bss_section_table
core_cm4.h, 694	cr_startup_lpc5411x-m0.c, 806
CM4_REV	cr_startup_lpc5411x.c, 808
CHIP: LPC5411X M4 core Cortex CMSIS defini-	bss_section_table_end
tions, 202	cr_startup_lpc5411x-m0.c, 806
CORE_CM0PLUS_H_DEPENDANT	cr_startup_lpc5411x.c, 808
core_cm0plus.h, 684	data_section_table
CORE_CM0PLUS_H_GENERIC	cr_startup_lpc5411x-m0.c, 806
core_cm0plus.h, 684	cr_startup_lpc5411x.c, 808
CORE_CM4_H_DEPENDANT	data_section_table_end
core_cm4.h, 694	cr_startup_lpc5411x-m0.c, 806
CORE_CM4_H_GENERIC	cr_startup_lpc5411x.c, 808
core_cm4.h, 694	_reserved0 APSR_Type, 549
CORE_CM4_SIMD_H	CONTROL_Type, 552
core_cm4_simd.h, 695	IPSR_Type, 565
CORTEX_M	xPSR_Type, 667
core_cm0plus.h, 684	reserved1
core_cm4.h, 694	APSR_Type, 550
FPU_PRESENT	xPSR_Type, 667
CHIP: LPC5411X M4 core Cortex CMSIS defini-	XI SIT_Type, 007
tions, 202	ABORT
FPU_USED	LPC_DMA_COMMON_T, 576
core_cm0plus.h, 684	ACPR
l	TPI_Type, 645
core_cm0plus.h, 684	ACTIVE
core_cm4.h, 695	LPC_DMA_COMMON_T, 576
IO	ACTLR
core_cm0plus.h, 684	SCnSCB_Type, 637
core_cm4.h, 695	ADC0_SEQA_IRQHandler

CHIP: LPC5411X M0 core Cortex CMSIS definitions, 199	CHIP: LPC5411X A/D conversion driver, 22 ADC DR DATAVALID
CHIP: LPC5411X M4 core Cortex CMSIS defini-	CHIP: LPC5411X A/D conversion driver, 22
tions, 203	ADC_DR_DONE
ADC0_SEQA_IRQn	CHIP: LPC5411X A/D conversion driver, 23
CHIP: LPC5411X M0 core Cortex CMSIS defini-	ADC_DR_OVERRUN
tions, 199	CHIP: LPC5411X A/D conversion driver, 23
CHIP: LPC5411X M4 core Cortex CMSIS defini-	ADC_DR_RESULT
tions, 203	CHIP: LPC5411X A/D conversion driver, 23
ADC0_SEQB_IRQHandler	ADC_DR_RESULT_BITPOS
CHIP: LPC5411X M0 core Cortex CMSIS defini-	CHIP: LPC5411X A/D conversion driver, 23
tions, 199	ADC_DR_THCMPCROSS
CHIP: LPC5411X M4 core Cortex CMSIS defini-	CHIP: LPC5411X A/D conversion driver, 23
tions, 203	ADC_DR_THCMPCROSS_BITPOS
ADC0_SEQB_IRQn	CHIP: LPC5411X A/D conversion driver, 23
CHIP: LPC5411X M0 core Cortex CMSIS defini-	ADC_DR_THCMPCROSS_DOWNWARD
tions, 199	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X M4 core Cortex CMSIS defini-	ADC_DR_THCMPCROSS_MASK
tions, 203	CHIP: LPC5411X A/D conversion driver, 23
ADC0_THCMP_IRQHandler	ADC_DR_THCMPCROSS_NOCROSS
CHIP: LPC5411X M0 core Cortex CMSIS definitions, 199	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X M4 core Cortex CMSIS defini-	ADC_DR_THCMPCROSS_RESERVED CHIP: LPC5411X A/D conversion driver, 29
tions, 203	ADC DR THCMPCROSS T
ADC0_THCMP_IRQn	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X M0 core Cortex CMSIS defini-	ADC DR THCMPCROSS UPWARD
tions, 199	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X M4 core Cortex CMSIS defini-	ADC DR THCMPRANGE
tions, 203	CHIP: LPC5411X A/D conversion driver, 23
ADC_CALIB	ADC DR THCMPRANGE ABOVE
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 29
ADC_CALREQD	ADC DR THCMPRANGE BELOW
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 29
ADC_CR_ASYNC_MODE	ADC DR THCMPRANGE BITPOS
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 23
ADC_CR_BITACC	ADC_DR_THCMPRANGE_INRANGE
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 29
ADC_CR_BYPASS	ADC_DR_THCMPRANGE_MASK
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 23
ADC_CR_CALMODEBIT	ADC_DR_THCMPRANGE_RESERVED
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 29
ADC_CR_CLKDIV	ADC_DR_THCMPRANGE_T
CHIP: LPC5411X A/D conversion driver, 21	CHIP: LPC5411X A/D conversion driver, 29
ADC_CR_CLKDIV_BITPOS	ADC_FLAGS_OVRRUN_INT_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_CR_CLKDIV_MASK	ADC_FLAGS_OVRRUN_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_CR_LPWRMODEBIT	ADC_FLAGS_SEQA_INT_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_CR_RESOL	ADC_FLAGS_SEQA_OVRRUN_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_CR_TSAMP	ADC_FLAGS_SEQB_INT_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_DR_CHAN_BITPOS	ADC_FLAGS_SEQB_OVRRUN_MASK
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC5411X A/D conversion driver, 24
ADC_DR_CHAN_MASK	ADC_FLAGS_SEQN_INT_MASK CHIP: LPC5411X A/D conversion driver, 24
CHIP: LPC5411X A/D conversion driver, 22	CHIP: LPC54 LIX A/D conversion griver, 24
ADC DR CHANNEL	ADC_FLAGS_SEQN_OVRRUN_MASK

CHIP: LPC5411X A/D conversion driver, 24	CHIP: LPC5411X A/D conversion driver, 27
ADC_FLAGS_THCMP_INT_MASK	ADC_SEQ_GDAT_CHAN_MASK
CHIP: LPC5411X A/D conversion driver, 24	CHIP: LPC5411X A/D conversion driver, 27
ADC_FLAGS_THCMP_MASK	ADC_SEQ_GDAT_DATAVALID
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 27
ADC_INTEN_CMP_CROSSTH	ADC_SEQ_GDAT_OVERRUN
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 27
ADC_INTEN_CMP_DISBALE	ADC_SEQ_GDAT_RESULT_BITPOS
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 27
ADC_INTEN_CMP_ENABLE	ADC SEQ GDAT RESULT MASK
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 28
ADC_INTEN_CMP_MASK	ADC SEQ GDAT THCMPCROSS BITPOS
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 28
ADC_INTEN_CMP_OUTSIDETH	ADC_SEQ_GDAT_THCMPCROSS_MASK
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 28
ADC_INTEN_OVRRUN_ENABLE	ADC_SEQ_GDAT_THCMPRANGE_BITPOS
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 28
ADC_INTEN_SEQA_ENABLE	ADC SEQ GDAT THCMPRANGE MASK
CHIP: LPC5411X A/D conversion driver, 25	CHIP: LPC5411X A/D conversion driver, 28
ADC INTEN SEQB ENABLE	ADC SEQ IDX T
CHIP: LPC5411X A/D conversion driver, 25	
ADC INTEN SEQN ENABLE	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X A/D conversion driver, 26	ADC_SEQA_IDX CHIR: LPC5411X A/D conversion driver, 30
	CHIP: LPC5411X A/D conversion driver, 30
ADC_INTEN_THCMP_CROSSING	ADC_SEQA_IRQn
CHIP: LPC5411X A/D conversion driver, 29	CHIP_5411X: LPC5411X M0 core peripheral inter-
ADC_INTEN_THCMP_DISABLE	rupt numbers, 429
CHIP: LPC5411X A/D conversion driver, 29	CHIP_5411X: LPC5411X M4 core peripheral inter-
ADC_INTEN_THCMP_OUTSIDE	rupt numbers, 431
CHIP: LPC5411X A/D conversion driver, 29	ADC_SEQB_IDX
ADC_INTEN_THCMP_T	CHIP: LPC5411X A/D conversion driver, 30
CHIP: LPC5411X A/D conversion driver, 29	ADC_SEQB_IRQn
ADC_MAX_CHANNEL_NUM	CHIP_5411X: LPC5411X M0 core peripheral inter-
CHIP: LPC5411X A/D conversion driver, 26	rupt numbers, 429
ADC_MAX_SAMPLE_RATE	CHIP_5411X: LPC5411X M4 core peripheral inter-
CHIP: LPC5411X A/D conversion driver, 26	rupt numbers, 431
ADC_SAMPLE_RATE_CONFIG_MASK	ADC_STARTUP_ENABLE
CHIP: LPC5411X A/D conversion driver, 26	CHIP: LPC5411X A/D conversion driver, 28
ADC_SEQ_CTRL_BURST	ADC_STARTUP_INIT
CHIP: LPC5411X A/D conversion driver, 26	CHIP: LPC5411X A/D conversion driver, 28
ADC_SEQ_CTRL_CHANNEL_EN	ADC_THCMP_IRQn
CHIP: LPC5411X A/D conversion driver, 26	CHIP_5411X: LPC5411X M0 core peripheral inter-
ADC_SEQ_CTRL_HWTRIG_POLPOS	rupt numbers, 429
CHIP: LPC5411X A/D conversion driver, 26	CHIP_5411X: LPC5411X M4 core peripheral inter-
ADC_SEQ_CTRL_HWTRIG_SYNCBYPASS	rupt numbers, 431
CHIP: LPC5411X A/D conversion driver, 26	ADC_THR_VAL_MASK
ADC_SEQ_CTRL_LOWPRIO	CHIP: LPC5411X A/D conversion driver, 28
CHIP: LPC5411X A/D conversion driver, 26	ADC_THR_VAL_POS
ADC_SEQ_CTRL_MODE_EOS	CHIP: LPC5411X A/D conversion driver, 28
CHIP: LPC5411X A/D conversion driver, 26	ADC_THRSEL_CHAN_SEL_THR1
ADC_SEQ_CTRL_SEQ_ENA	CHIP: LPC5411X A/D conversion driver, 29
CHIP: LPC5411X A/D conversion driver, 27	ADC_TSAMP_2CLK5
ADC_SEQ_CTRL_SINGLESTEP	CHIP: LPC5411X A/D conversion driver, 30
CHIP: LPC5411X A/D conversion driver, 27	ADC_TSAMP_3CLK5
ADC_SEQ_CTRL_START	CHIP: LPC5411X A/D conversion driver, 30
CHIP: LPC5411X A/D conversion driver, 27	ADC_TSAMP_4CLK5
ADC_SEQ_CTRL_TRIGGER	CHIP: LPC5411X A/D conversion driver, 30
CHIP: LPC5411X A/D conversion driver, 27	ADC_TSAMP_5CLK5
ADC SEQ GDAT CHAN BITPOS	CHIP: LPC5411X A/D conversion driver, 30

ADC_TSAMP_6CLK5	ASYNCAPBCTRL
CHIP: LPC5411X A/D conversion driver, 30	LPC_SYSCON_T, 609
ADC_TSAMP_7CLK5	ASYNCPRESETCTRLCLR
CHIP: LPC5411X A/D conversion driver, 30	LPC_ASYNC_SYSCON_T, 573
ADC_TSAMP_8CLK5	ASYNCPRESETCTRLSET
CHIP: LPC5411X A/D conversion driver, 30	LPC_ASYNC_SYSCON_T, 573
ADC_TSAMP_9CLK5	AUTOCGOR
CHIP: LPC5411X A/D conversion driver, 30	LPC_SYSCON_T, 610
ADC_TSAMP_T	AYSNCPRESETCTRL
CHIP: LPC5411X A/D conversion driver, 30	LPC_ASYNC_SYSCON_T, 573
ADCCLKDIV	
LPC SYSCON T, 609	В
ADCCLKSEL	_REQUEST_TYPE, 632
LPC_SYSCON_T, 609	LPC_GPIO_T, 581
ADDR	b ABOR T. FEG.
LPC_USART_T, 621	APSR_Type, 550
ADR	CONTROL_Type, 552
SCB_Type, 634	IPSR_Type, 565, 566
AFSR	xPSR_Type, 667
SCB_Type, 634	B3VAL
AHBCLKCTRL	USBD_Core, 537
LPC_SYSCON_T, 609	bAlternateSetting
AHBCLKCTRLCLR	_USB_INTERFACE_DESCRIPTOR, 660
LPC_SYSCON_T, 609	bConfigurationValue
AHBCLKCTRLSET	_USB_CONFIGURATION_DESCRIPTOR, 651
LPC_SYSCON_T, 609	_USB_OTHER_SPEED_CONFIGURATION, 662
AHBCLKDIV	bDescriptorType
LPC_SYSCON_T, 609	_USB_COMMON_DESCRIPTOR, 650
AHBMATPRIO	_USB_CONFIGURATION_DESCRIPTOR, 651
LPC_SYSCON_T, 609	_USB_DEVICE_DESCRIPTOR, 653
AIRCR	_USB_DEVICE_QUALIFIER_DESCRIPTOR, 655
SCB_Type, 634	_USB_ENDPOINT_DESCRIPTOR, 657
ALIAS	_USB_IAD_DESCRIPTOR, 659
cr_startup_lpc5411x-m0.c, 805	_USB_INTERFACE_DESCRIPTOR, 660 USB_OTHER_SPEED_CONFIGURATION, 662
cr_startup_lpc5411x.c, 807	USB STRING DESCRIPTOR, 664
ALIGN	_USB_STRING_DESCRIPTOR, 664  bDeviceClass
LPC Public Types, 477	USB DEVICE DESCRIPTOR, 653
ALIGNED	_USB_DEVICE_QUALIFIER_DESCRIPTOR, 655
packing.h, 745	bDeviceProtocol
APSR Type, 549	_USB_DEVICE_DESCRIPTOR, 653
reserved0, 549	_USB_DEVICE_QUALIFIER_DESCRIPTOR, 655
reserved1, 550	bDeviceSubClass
b, 550	_USB_DEVICE_DESCRIPTOR, 654
C, 550	_USB_DEVICE_QUALIFIER_DESCRIPTOR, 655
GE, 550	bEndpointAddress
N, 550	_USB_ENDPOINT_DESCRIPTOR, 657
Q, 550	BFAR
V, 550	SCB_Type, 634
w, 550	bFirstInterface
Z, 550	_USB_IAD_DESCRIPTOR, 659
ASYNCAPBCLKCTRL	bFunctionClass
LPC_ASYNC_SYSCON_T, 573	_USB_IAD_DESCRIPTOR, 659
ASYNCAPBCLKCTRLCLR	bFunctionProtocol
LPC_ASYNC_SYSCON_T, 573	_USB_IAD_DESCRIPTOR, 659
ASYNCAPBCLKCTRLSET	bFunctionSubClass
LPC_ASYNC_SYSCON_T, 573	_USB_IAD_DESCRIPTOR, 659
ASYNCAPBCLKSELA	bInterfaceClass
LPC_ASYNC_SYSCON_T, 573	_USB_INTERFACE_DESCRIPTOR, 660

bInterfaceCount	bString
_USB_IAD_DESCRIPTOR, 659	_USB_STRING_DESCRIPTOR, 665
bInterfaceNumber	BUSY
_USB_INTERFACE_DESCRIPTOR, 661	LPC_DMA_COMMON_T, 577
bInterfaceProtocol	baud
USB INTERFACE DESCRIPTOR, 661	UART_BAUD_T, 648
bInterfaceSubClass	bcdDevice
_USB_INTERFACE_DESCRIPTOR, 661	_USB_DEVICE_DESCRIPTOR, 653
binterval	bcdUSB
_USB_ENDPOINT_DESCRIPTOR, 657	_USB_DEVICE_DESCRIPTOR, 653
BLOCKING	_USB_DEVICE_QUALIFIER_DESCRIPTOR, 655
LPC Public Types, 480	bmAttributes
bLength	_USB_CONFIGURATION_DESCRIPTOR, 651
_USB_COMMON_DESCRIPTOR, 650	_USB_ENDPOINT_DESCRIPTOR, 657
_USB_CONFIGURATION_DESCRIPTOR, 651	_USB_OTHER_SPEED_CONFIGURATION, 662
_USB_DEVICE_DESCRIPTOR, 654	bmRequestType
USB DEVICE QUALIFIER DESCRIPTOR, 656	_USB_SETUP_PACKET, 663
USB ENDPOINT DESCRIPTOR, 657	Board specific drivers and support functions, 17
_USB_IAD_DESCRIPTOR, 660	·
	boards_5411x.dox, 809
_USB_INTERFACE_DESCRIPTOR, 661	Bool
_USB_OTHER_SPEED_CONFIGURATION, 662	LPC Public Types, 479
_USB_STRING_DESCRIPTOR, 664	BusFault_Handler
BM	cr_startup_lpc5411x.c, 807
_REQUEST_TYPE, 632	BusFault_IRQn
BM_T, 551	CHIP_5411X: LPC5411X M4 core peripheral inter-
bMaxPacketSize0	rupt numbers, 430
_USB_DEVICE_DESCRIPTOR, 654	,
_USB_DEVICE_QUALIFIER_DESCRIPTOR, 656	С
bMaxPower	
_USB_CONFIGURATION_DESCRIPTOR, 652	APSR_Type, 550
	xPSR_Type, 667
_USB_OTHER_SPEED_CONFIGURATION, 662	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/adc_
bNumConfigurations	5411x.h, 669
_USB_DEVICE_DESCRIPTOR, 654	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/chip.h,
_USB_DEVICE_QUALIFIER_DESCRIPTOR, 656	672
bNumEndpoints	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/clock←
_USB_INTERFACE_DESCRIPTOR, 661	_5411x.h, 675
bNumInterfaces	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis.
_USB_CONFIGURATION_DESCRIPTOR, 652	h, 679
_USB_OTHER_SPEED_CONFIGURATION, 662	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis
BOARD: Common board components used with board	5411x.h, 679
drivers, 15	_c:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cmsis↔
BOARD: LPC5411X boards, 16	5411x m0.h, 680
BODCTRL	
	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_←
LPC_PMU_T, 594	cm0plus.h, 681
BOOL_16	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_
LPC Public Types, 478	cm4.h, 685
BOOL_32	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_←
LPC Public Types, 478	cm4_simd.h, 695
BOOL_8	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_
LPC Public Types, 478	cmFunc.h, 696
BOX	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/core_
LPC_MBOX_T, 588	cmInstr.h, 696
BRG	
	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/cpuctrl
LPC_USART_T, 621	_5411x.h, 696
bRequest	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/crc_
_USB_SETUP_PACKET, 663	5411x.h, 697
bReserved	$C:/Jenkins/LPC5411x/lpc5411x/chip\_5411x/inc/dma\_{\hookleftarrow}$
_USB_DEVICE_QUALIFIER_DESCRIPTOR, 656	5411x.h, 698

C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/dma_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_
service_5411x.h, 701	pwm_5411x.h, 756
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/dmic↔	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spi_←
_5411x.h, 702	common_5411x.h, 756
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/error.h,	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/spim  _5411x.h, 760
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/flexcomm-	
_5411x.h, 710	5411x.h, 761
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/fpu_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/stopwatch
init.h, 711	h, 762
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/gpio_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/syscon
5411x.h, 711	_5411x.h, 762
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/gpiogroup	
_5411x.h, 712	_5411x.h, 765
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2c_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/uart_
common_5411x.h, 713	5411x.h, 767
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2cm  5411x/b, 747	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/usbd.h,
_5411x.h, 717	771
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2cs_←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/utick_
5411x.h, 718	5411x.h, 774
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/i2s_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/wwdt
5411x.h, 720	_5411x.h, 774
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iap.h,	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/adc_←
738	5411x.c, 775
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/inmux↔	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/chip_←
_5411x.h, 739	5411x.c, 776
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/iocon←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/clock ←
_5411x.h, 740	_5411x.c, 776
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/dma_←
assert.h, 741	5411x.c, 778
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/lpc_←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/dma_ <
types.h, 741	service_5411x.c, 778
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mailbox	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/dmic←
_5411x.h, 742	_5411x.c, 779
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/mrt_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/flexcomm-
5411x.h, 743	_5411x.c, 780
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/packing.	C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/src/fpu $\leftarrow$
h, 745	init.c, 780
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/pinint←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/i2cm←
_5411x.h, 745	_5411x.c, 780
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pintable	
_5411x.h, 747	5411x.c, 780
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/pll_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/i2s_←
5411x.h, 747	5411x.c, 781
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/pmu $\leftarrow$	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/iap.c,
5411x.h, 749	783
C:/Jenkins/LPC5411x/lpc5411x/chip 5411x/inc/power←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/pll_←
_lib_5411x.h, 749	5411x.c, 783
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/ring_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/ring_←
buffer.h, 750	buffer.c, 796
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/romapi  _5411x.h, 751	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/rtc_ ut.c, 796
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/sct_←
5411x.h, 751	5411x.c, 798
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/rtc_	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/sct_←
ut.h, 752	pwm_5411x.c, 798
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/inc/sct_←	C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spi_←
5411x.h, 753	common_5411x.c, 799

C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spim←	LPC_DMA_CHANNEL_T, 575
_5411x.c, 799	LPC_SPI_T, 604
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/spis_←	LPC_USART_T, 621
5411x.c, 800 CFC	
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/stopwatch ←	
_5411x.c, 801 CFC	
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/syscon ←	LPC_I2S_T, 584
_5411x.c, 802	
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/sysinit↔	SCB_Type, 635
	AN_THRSEL
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/timer	LPC_ADC_T, 571
	ANEN
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/src/uart_←	CHIP: LPC5411X DMIC driver, 143
•	ANNEL
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/cr	CHIP: LPC5411X DMIC driver, 143
_startup_lpc5411x-m0.c, 805	LPC_MRT_T, 591
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/cr  CH/	
_startup_lpc5411x.c, 806	LPC Public Types, 478
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/crp. ← CHI	
c, 808	ADC_CALIB, 21
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/mtb. ←	ADC_CALREQD, 21
c, 808	ADC_CR_ASYNC_MODE, 21
C:/Jenkins/LPC5411x/lpc5411x/chip_5411x/startup/sysinit.←	'
c, 808	ADC_CR_BYPASS, 21
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/commun	
_support.dox, 808	ADC_CR_CLKDIV, 21
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/copyright	
dox, 809	ADC_CR_CLKDIV_MASK, 22
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/installat	
_insts.dox, 809	ADC_CR_RESOL, 22
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/toolchai	:
dox, 809	ADC_DR_CHAN_BITPOS, 22
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/common/version-	
_history.dox, 809	ADC_DR_CHANNEL, 22
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox_←	ADC_DR_DATAVALID, 22
lpc5411x/chip_5411x/chip_5411x.dox, 809	ADC_DR_DONE, 23
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox_←	ADC_DR_OVERRUN, 23
lpc5411x/chip_5411x/irq_vector_names.dox,	ADC_DR_RESULT, 23
809	ADC_DR_RESULT_BITPOS, 23
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox_←	ADC_DR_THCMPCROSS, 23
lpc5411x/chip_5411x/lpcopen_layout.dox,	ADC_DR_THCMPCROSS_BITPOS, 23
809	ADC_DR_THCMPCROSS_DOWNWARD, 29
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox_←	ADC_DR_THCMPCROSS_MASK, 23
lpc5411x/chip_5411x/main_layout.dox, 809	ADC_DR_THCMPCROSS_NOCROSS, 29
C:/Jenkins/LPC5411x/lpcdocs/docs/doxygen/dox_←	ADC_DR_THCMPCROSS_RESERVED, 29
lpc5411x/chip_5411x/multicore.dox, 809	ADC_DR_THCMPCROSS_T, 29
CALIB	ADC_DR_THCMPCROSS_UPWARD, 29
SysTick_Type, 643	ADC_DR_THCMPRANGE, 23
CALIBR	ADC_DR_THCMPRANGE_ABOVE, 29
LPC_ADC_T, 571	ADC_DR_THCMPRANGE_BELOW, 29
CAP	ADC_DR_THCMPRANGE_BITPOS, 23
LPC_SCT_T, 599	ADC_DR_THCMPRANGE_INRANGE, 29
CAPCTRL	ADC_DR_THCMPRANGE_MASK, 23
LPC_SCT_T, 599	ADC_DR_THCMPRANGE_RESERVED, 29
CCR	ADC_DR_THCMPRANGE_T, 29
LPC_TIMER_T, 619	ADC_FLAGS_OVRRUN_INT_MASK, 24
SCB_Type, 635	ADC_FLAGS_OVRRUN_MASK, 24
CFG	ADC_FLAGS_SEQA_INT_MASK, 24

ADC_FLAGS_SEQA_OVRRUN_MASK, 24	ADC_TSAMP_9CLK5, 30
ADC_FLAGS_SEQB_INT_MASK, 24	ADC_TSAMP_T, 30
ADC_FLAGS_SEQB_OVRRUN_MASK, 24	Chip_ADC_Calibration, 30
ADC_FLAGS_SEQN_INT_MASK, 24	Chip_ADC_ClearFlags, 30
ADC_FLAGS_SEQN_OVRRUN_MASK, 24	Chip_ADC_ClearSequencerBits, 31
ADC_FLAGS_THCMP_INT_MASK, 24	Chip_ADC_ClearTHRSELBits, 31
ADC_FLAGS_THCMP_MASK, 25	Chip_ADC_DeInit, 31
ADC_INTEN_CMP_CROSSTH, 25	Chip_ADC_DisableInt, 32
ADC_INTEN_CMP_DISBALE, 25	Chip_ADC_DisableSequencer, 32
ADC_INTEN_CMP_ENABLE, 25	Chip ADC EnableInt, 32
ADC_INTEN_CMP_MASK, 25	Chip_ADC_EnableSequencer, 33
ADC_INTEN_CMP_OUTSIDETH, 25	Chip_ADC_GetDataReg, 33
ADC_INTEN_OVRRUN_ENABLE, 25	Chip_ADC_GetDivider, 33
ADC INTEN SEQA ENABLE, 25	Chip ADC GetFlags, 35
ADC_INTEN_SEQB_ENABLE, 25	Chip_ADC_GetGlobalDataReg, 35
ADC_INTEN_SEQN_ENABLE, 26	Chip_ADC_GetSequencerCtrl, 36
ADC_INTEN_THCMP_CROSSING, 29	Chip ADC Init, 36
ADC INTEN THOMP DISABLE, 29	Chip ADC SelectTH0Channels, 37
ADC_INTEN_THCMP_OUTSIDE, 29	Chip_ADC_SelectTH1Channels, 37
ADC_INTEN_THCMP_T, 29	Chip ADC SelectTempSensorInput, 36
ADC MAX CHANNEL NUM, 26	Chip ADC SetClockRate, 37
ADC_MAX_SAMPLE_RATE, 26	Chip_ADC_SetDivider, 38
ADC_SAMPLE_RATE_CONFIG_MASK, 26	Chip_ADC_SetSequencerBits, 38
ADC SEQ CTRL BURST, 26	Chip_ADC_SetTHRSELBits, 40
ADC_SEQ_CTRL_CHANNEL_EN, 26	Chip_ADC_SetThrHighValue, 40
ADC_SEQ_CTRL_HWTRIG_POLPOS, 26	Chip_ADC_SetThrLowValue, 40
ADC_SEQ_CTRL_HWTRIG_SYNCBYPASS, 26	Chip_ADC_SetThresholdInt, 38
ADC_SEQ_CTRL_LOWPRIO, 26	Chip_ADC_SetupSequencer, 40
ADC_SEQ_CTRL_MODE_EOS, 26	Chip_ADC_StartBurstSequencer, 42
ADC_SEQ_CTRL_SEQ_ENA, 27	Chip_ADC_StartSequencer, 42
ADC_SEQ_CTRL_SINGLESTEP, 27	Chip_ADC_StopBurstSequencer, 43
ADC_SEQ_CTRL_START, 27	CHIP: CHIP_LPC5411X family IRQ vector names and
ADC_SEQ_CTRL_TRIGGER, 27	mapped NVIC IRQ numbers, 44
ADC_SEQ_GDAT_CHAN_BITPOS, 27	CHIP: Common Chip ISP/IAP commands and return
ADC_SEQ_GDAT_CHAN_MASK, 27	codes, 46
ADC_SEQ_GDAT_DATAVALID, 27	Chip_IAP_BlankCheckSector, 50
ADC_SEQ_GDAT_OVERRUN, 27	Chip_IAP_Compare, 51
ADC_SEQ_GDAT_RESULT_BITPOS, 27	Chip_IAP_CopyRamToFlash, 51
ADC SEQ GDAT RESULT MASK, 28	Chip_IAP_ErasePage, 51
ADC_SEQ_GDAT_THCMPCROSS_BITPOS, 28	Chip_IAP_EraseSector, 52
ADC SEQ GDAT THCMPCROSS MASK, 28	Chip IAP PreSectorForReadWrite, 52
ADC_SEQ_GDAT_THCMPRANGE_BITPOS, 28	Chip_IAP_ReadBootCode, 52
ADC_SEQ_GDAT_THCMPRANGE_MASK, 28	Chip_IAP_ReadPID, 53
ADC SEQ IDX T, 29	Chip_IAP_ReadUID, 53
ADC_SEQA_IDX, 30	Chip_IAP_ReinvokeISP, 53
ADC SEQB IDX, 30	IAP_ADDR_ERROR, 47
ADC_STARTUP_ENABLE, 28	IAP_ADDR_NOT_MAPPED, 47
ADC STARTUP INIT, 28	IAP_BLANK_CHECK_SECTOR_CMD, 47
ADC_THR_VAL_MASK, 28	IAP BUSY, 47
ADC_THR_VAL_POS, 28	IAP_CMD_LOCKED, 47
ADC_THRSEL_CHAN_SEL_THR1, 29	IAP_CMD_SUCCESS, 47
ADC_TSAMP_2CLK5, 30	IAP_COMPARE_CMD, 47
ADC_TSAMP_3CLK5, 30	IAP_COMPARE_ERROR, 47
ADC_TSAMP_4CLK5, 30	IAP_COUNT_ERROR, 48
ADC_TSAMP_5CLK5, 30	IAP_CRP_ENABLED, 48
ADC_TSAMP_6CLK5, 30	IAP_DST_ADDR_ERROR, 48
ADC_TSAMP_7CLK5, 30	"" DOI ADDIT LITTOR, TO
ADC_TSAMP_8CLK5, 30	IAP_DST_ADDR_NOT_MAPPED, 48 IAP_EEPROM_READ, 48

IAP_EEPROM_WRITE, 48	TIMER_CAPSRC_FALLING_CAPN, 60
IAP_ENTRY_T, 50	TIMER_CAPSRC_RISING_CAPN, 60
IAP_ERASE_PAGE_CMD, 48	TIMER_CAPSRC_RISING_PCLK, 60
IAP_ERSSECTOR_CMD, 48	TIMER_CCR_MASK, 59
IAP_INVALID_BAUD_RATE, 48	TIMER_CTCR_MASK, 59
IAP_INVALID_CODE, 49	TIMER_CTRL_MASK, 59
IAP_INVALID_COMMAND, 49	TIMER_EMR_MASK, 59
IAP INVALID SECTOR, 49	TIMER ENABLE, 59
IAP INVALID STOP BIT, 49	TIMER EXTMATCH CLEAR, 61
IAP_PARAM_ERROR, 49	TIMER_EXTMATCH_DO_NOTHING, 61
IAP PREWRRITE CMD, 49	TIMER EXTMATCH SET, 61
IAP_READ_BOOT_CODE_CMD, 49	TIMER_EXTMATCH_TOGGLE, 61
IAP_READ_UID_CMD, 49	TIMER_INT_ON_CAP, 59
IAP_REINVOKE_ISP_CMD, 49	TIMER_INT_ON_MATCH, 59
IAP_REPID_CMD, 50	TIMER_IR_CLR, 60
IAP_SECTOR_NOT_BLANK, 50	TIMER_MATCH_INT, 60
IAP_SECTOR_NOT_PREPARED, 50	TIMER_MCR_MASK, 60
IAP_SRC_ADDR_ERROR, 50	TIMER PIN MATCH STATE T, 60
IAP_SRC_ADDR_NOT_MAPPED, 50	TIMER RESET, 60
IAP_WRISECTOR_CMD, 50	TIMER_RESET_ON_MATCH, 60
CHIP: FPU initialization, 54	TIMER_STOP_ON_MATCH, 60
fpulnit, 54	CHIP: LPC5411X CPU multi-core support driver, 72
CHIP: LPC Common Types, 55	CORESELECT_MOPLUS, 72
- ·	
CHIP: LPC5410x family CMSIS include files, 56	CORESELECT_M4, 72
CHIP: LPC5411X 32-bit Timer driver, 57	CORESELECT_T, 72
Chip_TIMER_CaptureDisableInt, 61	Chip_CPU_CM0Boot, 72
Chip_TIMER_CaptureEnableInt, 61	Chip_CPU_CM4Boot, 73
Chip_TIMER_CaptureFallingEdgeDisable, 61	Chip_CPU_IsM4Core, 73
Chip_TIMER_CaptureFallingEdgeEnable, 62	Chip_CPU_IsMasterCore, 73
Chip_TIMER_CapturePending, 62	Chip_CPU_SelectMasterCore, 73
Chip_TIMER_CaptureRisingEdgeDisable, 62	CHIP: LPC5411X Clock Driver, 74
Chip_TIMER_CaptureRisingEdgeEnable, 62	CHIP_ASYNC_SYSCON_SRC_T, 78
Chip_TIMER_ClearCapture, 64	CHIP_SYSCON_ADCCLKSELSRC_T, 78
Chip_TIMER_ClearMatch, 64	CHIP_SYSCON_CLKOUTSRC_T, 78
Chip_TIMER_DeInit, 64	CHIP_SYSCON_CLOCK_T, 78
Chip_TIMER_Disable, 65	CHIP_SYSCON_FLEXCOMMCLKSELSRC_T, 79
Chip_TIMER_Enable, 65	CHIP_SYSCON_FRGCLKSRC_T, 80
Chip_TIMER_ExtMatchControlSet, 65	CHIP_SYSCON_MAIN_A_CLKSRC_T, 80
Chip_TIMER_Init, 66	CHIP_SYSCON_MAIN_B_CLKSRC_T, 80
Chip_TIMER_MatchDisableInt, 66	CHIP_SYSCON_MAINCLKSRC_T, 80
Chip_TIMER_MatchEnableInt, 66	CHIP_SYSCON_MCLKSRC_T, 81
Chip_TIMER_MatchPending, 67	CHIP_SYSCON_USBCLKSRC_T, 81
Chip_TIMER_PrescaleSet, 67	Chip_Clock_DisablePeriphClock, 82
Chip_TIMER_ReadCapture, 67	Chip_Clock_DisableRTCOsc, 82
Chip_TIMER_ReadCount, 68	Chip_Clock_EnablePeriphClock, 82
Chip_TIMER_ReadPrescale, 68	Chip_Clock_EnableRTCOsc, 84
Chip_TIMER_Reset, 68	Chip_Clock_GetADCClockDiv, 84
Chip_TIMER_ResetOnMatchDisable, 69	Chip_Clock_GetADCClockRate, 84
Chip_TIMER_ResetOnMatchEnable, 69	Chip_Clock_GetADCClockSource, 84
Chip TIMER SetMatch, 69	Chip_Clock_GetAsyncSyscon_ClockRate, 84
Chip TIMER StopOnMatchDisable, 69	Chip_Clock_GetAsyncSysconClockSource, 85
Chip_TIMER_StopOnMatchEnable, 71	Chip_Clock_GetCLKOUTDiv, 85
Chip_TIMER_TIMER_SetCountClockSrc, 71	Chip_Clock_GetCLKOUTSource, 85
TIMER CAP FALLING, 59	Chip_Clock_GetExtClockInRate, 85
TIMER CAP INT, 59	Chip_Clock_GetFLEXCOMMClockRate, 85
TIMER_CAP_RISING, 59	Chip_Clock_GetFLEXCOMMClockSource, 86
TIMER CAP SRC STATE T, 60	Chip Clock GetFRGClockRate, 86
TIMER_CAPSRC_BOTH_CAPN, 60	Chip_Clock_GetFRGClockSource, 86
· ·	5p_5.5556tt 1 to 6166tt 66tt 66t, 60

Chip_Clock_GetFRGInClockRate, 86	SYSCON_CLOCK_FLEXCOMM1, 79
Chip_Clock_GetFROHFRate, 86	SYSCON_CLOCK_FLEXCOMM2, 79
Chip_Clock_GetIntOscRate, 77	SYSCON_CLOCK_FLEXCOMM3, 79
Chip_Clock_GetMCLKDir, 88	SYSCON_CLOCK_FLEXCOMM4, 79
Chip_Clock_GetMCLKDiv, 88	SYSCON_CLOCK_FLEXCOMM5, 79
Chip_Clock_GetMCLKSource, 88	SYSCON_CLOCK_FLEXCOMM6, 79
Chip_Clock_GetMain_A_ClockRate, 87	SYSCON CLOCK FLEXCOMM7, 79
Chip_Clock_GetMain_A_ClockSource, 87	SYSCON CLOCK FMC, 79
Chip_Clock_GetMain_B_ClockRate, 87	SYSCON_CLOCK_GINT, 79
Chip_Clock_GetMain_B_ClockSource, 87	SYSCON_CLOCK_GPIO0, 79
Chip_Clock_GetMainClockRate, 87	SYSCON CLOCK GPIO1, 79
Chip_Clock_GetMainClockSource, 87	SYSCON_CLOCK_INPUTMUX, 79
Chip_Clock_GetRTCOsc, 88	SYSCON_CLOCK_IOCON, 79
Chip_Clock_GetRTCOscRate, 88	SYSCON_CLOCK_MAILBOX, 79
Chip_Clock_GetSysClockDiv, 88	SYSCON_CLOCK_MRT, 79
Chip_Clock_GetSysTickClockDiv, 89	SYSCON_CLOCK_PINT, 79
Chip_Clock_GetSysTickClockRate, 89	SYSCON CLOCK ROM, 79
Chip_Clock_GetSystemClockRate, 89	SYSCON_CLOCK_RTC, 79
Chip_Clock_GetUSBClockDiv, 89	SYSCON_CLOCK_SCT0, 79
Chip_Clock_GetUSBClockSource, 89	SYSCON_CLOCK_SPIFI, 79
Chip_Clock_GetWDTOSCRate, 90	SYSCON_CLOCK_SRAM1, 79
Chip_Clock_SetADCClockDiv, 90	SYSCON_CLOCK_SRAM2, 79
Chip_Clock_SetADCClockSource, 90	SYSCON_CLOCK_SRAMX, 79
Chip Clock SetAsyncSysconClockSource, 90	SYSCON_CLOCK_TIMER0, 79
Chip_Clock_SetCLKOUTSource, 91	SYSCON_CLOCK_TIMER1, 79
Chip_Clock_SetFLEXCOMMClockSource, 91	SYSCON_CLOCK_TIMER2, 79
Chip Clock SetFRGClockRate, 91	SYSCON CLOCK TIMER3, 79
Chip_Clock_SetFRGClockSource, 91	SYSCON_CLOCK_TIMER4, 79
Chip_Clock_SetMCLKClockSource, 93	SYSCON_CLOCK_USB, 79
Chip_Clock_SetMCLKDir, 93	SYSCON CLOCK UTICK, 79
Chip_Clock_SetMCLKDirInput, 93	SYSCON CLOCK WWDT, 79
Chip_Clock_SetMCLKDirrOutput, 93	SYSCON_FLEXCOMMCLKSELSRC_FRG, 80
Chip_Clock_SetMain_A_ClockSource, 92	SYSCON FLEXCOMMCLKSELSRC FRO12M←
Chip Clock SetMain B ClockSource, 92	HZ, 80
Chip_Clock_SetMainClockSource, 92  Chip_Clock_SetMainClockSource, 92	SYSCON_FLEXCOMMCLKSELSRC_FROHF, 80
Chip_Clock_SetSysClockDiv, 93	SYSCON_FLEXCOMMCLKSELSRC_MCLK, 80
Chip Clock SetSysTickClockDiv, 95	SYSCON_FLEXCOMMCLKSELSRC_NONE, 80
Chip_Clock_SetUSBClockSource, 95	SYSCON_FLEXCOMMCLKSELSRC_PLL, 80
Chip Clock SetWDTOSCRate, 95	SYSCON_FRGCLKSRC_FRO12MHZ, 80
SYSCON_ADCCLKSELSRC_FROHF, 78	SYSCON FRGCLKSRC FROHF, 80
SYSCON ADCCLKSELSRC MAINCLK, 78	SYSCON FRGCLKSRC MAINCLK, 80
SYSCON_ADCCLKSELSRC_SYSPLLOUT, 78	SYSCON_FRGCLKSRC_NONE, 80
SYSCON_ASYNC_FRO12MHZ, 78	SYSCON FRGCLKSRC PLL, 80
SYSCON ASYNC MAINCLK, 78	SYSCON FRO12MHZ FREQ, 77
SYSCON_CLKOUTSRC_CLKIN, 78	SYSCON FRO48MHZ FREQ, 77
SYSCON_CLKOUTSRC_DISABLED, 78	SYSCON_FRO96MHZ_FREQ, 77
SYSCON_CLKOUTSRC_FRO12MHZ, 78	SYSCON_MAIN_A_CLKSRC_FRO12MHZ, 80
SYSCON_CLKOUTSRC_FROHF, 78	SYSCON_MAIN_A_CLKSRCA_CLKIN, 80
SYSCON_CLKOUTSRC_MAINCLK, 78	SYSCON_MAIN_A_CLKSRCA_FROHF, 80
SYSCON_CLKOUTSRC_PLL, 78	SYSCON_MAIN_A_CLKSRCA_WDTOSC, 80
SYSCON_CLKOUTSRC_RTC, 78	SYSCON_MAIN_B_CLKSRC_MAINCLKSELA, 80
SYSCON_CLKOUTSRC_WDTOSC, 78	SYSCON_MAIN_B_CLKSRC_PLL, 80
SYSCON_CLOCK_ADC0, 79	SYSCON_MAIN_B_CLKSRC_RTC, 80
SYSCON_CLOCK_CRC, 79	SYSCON_MAINCLKSRC_CLKIN, 81
SYSCON_CLOCK_DMA, 79	SYSCON_MAINCLKSRC_FRO12MHZ, 81
SYSCON_CLOCK_DMIC, 79	SYSCON_MAINCLKSRC_FROHF, 81
SYSCON_CLOCK_FLASH, 79	SYSCON_MAINCLKSRC_PLLOUT, 81
SYSCON_CLOCK_FLEXCOMM0, 79	SYSCON_MAINCLKSRC_RTC, 81

SYSCON_MAINCLKSRC_WDTOSC, 81	CRC_POLY_LAST, 100
SYSCON_MCLKSRC_DISABLED, 81	CRC POLY T, 99
SYSCON_MCLKSRC_FROHF, 81	CRC_SEED_CCITT, 99
SYSCON MCLKSRC MCLKIN, 81	CRC SEED CRC16, 99
SYSCON MCLKSRC PLL, 81	CRC_SEED_CRC32, 99
SYSCON_RTC_FREQ, 77	Chip_CRC_CRC16, 100
SYSCON_USBCLKSRC_DISABLED, 81	Chip CRC CRC32, 100
SYSCON USBCLKSRC FROHF, 81	Chip_CRC_CRC8, 100
SYSCON_USBCLKSRC_PLL, 81	Chip CRC Deinit, 100
SYSCON_WDTOSC_FREQ, 78	Chip_CRC_GetMode, 101
WDT FREQ 1000000, 81	Chip_CRC_GetSeed, 101
WDT_FREQ_1200000, 81	Chip_CRC_Init, 101
WDT_FREQ_1300000, 81	Chip_CRC_SetMode, 101
WDT_FREQ_1400000, 82	Chip_CRC_SetPoly, 102
WDT_FREQ_1500000, 82	Chip_CRC_SetSeed, 102
WDT_FREQ_1600000, 82	Chip_CRC_Sum, 102
WDT_FREQ_1700000, 82	Chip_CRC_UseCCITT, 103
	• — —
WDT_FREQ_1800000, 82	Chip_CRC_UseCRC16, 103
WDT_FREQ_1900000, 82	Chip_CRC_UseCRC32, 103
WDT_FREQ_2000000, 82	Chip_CRC_UseDefaultConfig, 103
WDT_FREQ_2050000, 82	Chip_CRC_Write16, 104
WDT_FREQ_2100000, 82	Chip_CRC_Write32, 104
WDT_FREQ_2200000, 82	Chip_CRC_Write8, 104
WDT_FREQ_2250000, 82	MODE_CFG_CCITT, 99
WDT_FREQ_2300000, 82	MODE_CFG_CRC16, 99
WDT_FREQ_2400000, 82	MODE_CFG_CRC32, 99
WDT_FREQ_2450000, 82	CHIP: LPC5411X DMA Controller driver channel specific
WDT_FREQ_2500000, 82	functions (legacy), 105
WDT_FREQ_2600000, 82	Chip_DMA_ClearTranBits, 105
WDT_FREQ_2650000, 82	Chip_DMA_GetChannelStatus, 106
WDT_FREQ_2700000, 82	Chip_DMA_SWTriggerChannel, 110
WDT_FREQ_2800000, 82	Chip_DMA_SetChannelInValid, 106
WDT_FREQ_2850000, 82	Chip_DMA_SetChannelValid, 106
WDT_FREQ_2900000, 82	Chip_DMA_SetTranBits, 106
WDT_FREQ_2950000, 82	Chip_DMA_SetupChannelConfig, 108
WDT_FREQ_3000000, 82	Chip_DMA_SetupChannelTransfer, 108
WDT_FREQ_3050000, 82	Chip_DMA_SetupChannelTransferSize, 109
WDT FREQ 400000, 81	Chip_DMA_SetupTranChannel, 109
WDT_FREQ_600000, 81	Chip_DMA_Table, 110
WDT FREQ 750000, 81	CHIP: LPC5411X DMA Controller driver common chan-
WDT FREQ 900000, 81	nel functions (legacy), 111
WDT_FREQ_RESERVED, 81	Chip_DMA_AbortChannel, 111
WDT_OSC_FREQ_T, 81	Chip DMA ClearActiveIntAChannel, 112
CHIP: LPC5411X Cyclic Redundancy Check Engine	Chip DMA ClearActiveIntBChannel, 112
driver, 97	Chip DMA ClearErrorIntChannel, 112
CRC_MODE_POLY_BITMASK, 98	Chip_DMA_DisableChannel, 113
CRC MODE POLY CCITT, 98	Chip DMA DisableIntChannel, 113
CRC MODE POLY CRC16, 98	Chip_DMA_EnableChannel, 113
CRC_MODE_POLY_CRC32, 98	Chip_DMA_EnableIntChannel, 113
CRC_MODE_SUM_BIT_RVS, 98	Chip_DMA_GetActiveChannels, 114
CRC MODE SUM BITMASK, 98	• — —
	Chip_DMA_GetActiveIntAChannels, 114
CRC_MODE_SUM_CMPL, 98	Chip_DMA_GetActiveIntBChannels, 114
CRC_MODE_WRDATA_BIT_RVS, 99	Chip_DMA_GetBusyChannels, 115
CRC_MODE_WRDATA_BITMASK, 99	Chip_DMA_GetEnableIntChannels, 115
CRC_MODE_WRDATA_CMPL, 99	Chip_DMA_GetEnabledChannels, 115
CRC_POLY_CCITT, 99	Chip_DMA_GetErrorIntChannels, 116
CRC_POLY_CRC16, 99	Chip_DMA_SetTrigChannel, 116
CRC_POLY_CRC32, 99	Chip_DMA_SetValidChannel, 116

CHIP: LPC5411X DMA Controller driver common func-	DMA_INTSTAT_ACTIVEINT, 125
tions (legacy), 118	DMA_XFERCFG_CFGVALID, 125
Chip_DMA_DeInit, 118	DMA_XFERCFG_CLRTRIG, 125
Chip_DMA_Disable, 118	DMA_XFERCFG_DSTINC_0, 125
Chip_DMA_Enable, 118	DMA_XFERCFG_DSTINC_1, 126
Chip_DMA_GetIntStatus, 119	DMA_XFERCFG_DSTINC_2, 126
Chip_DMA_GetSRAMBase, 119	DMA_XFERCFG_DSTINC_4, 126
Chip_DMA_Init, 119	DMA XFERCFG RELOAD, 126
Chip DMA SetSRAMBase, 119	DMA XFERCFG SETINTA, 126
CHIP: LPC5411X DMA Engine driver (legacy), 121	DMA_XFERCFG_SETINTB, 126
DMA_ADDR, 122	DMA XFERCFG SRCINC 0, 126
DMA_CFG_BURSTPOWER, 122	DMA_XFERCFG_SRCINC_1, 126
DMA_CFG_BURSTPOWER_1, 122	DMA_XFERCFG_SRCINC_2, 126
DMA_CFG_BURSTPOWER_1024, 122	DMA_XFERCFG_SRCINC_4, 127
DMA CFG BURSTPOWER 128, 123	DMA_XFERCFG_SWTRIG, 127
DMA_CFG_BURSTPOWER_16, 123	DMA_XFERCFG_WIDTH_16, 127
DMA_CFG_BURSTPOWER_2, 123	DMA_XFERCFG WIDTH 32, 127
DMA_CFG_BURSTPOWER_256, 123	
DMA_CFG_BURSTPOWER_256, 123  DMA_CFG_BURSTPOWER_32, 123	DMA_XFERCEG_WIDTH_8, 127
	DMA_XFERCFG_XFERCOUNT, 127
DMA_CFG_BURSTPOWER_4, 123	DMAREQ_DMIC0, 128
DMA_CFG_BURSTPOWER_512, 123	DMAREQ_DMIC1, 128
DMA_CFG_BURSTPOWER_64, 123	DMAREQ_FLEXCOMM0_RX, 128
DMA_CFG_BURSTPOWER_8, 123	DMAREQ_FLEXCOMM0_TX, 128
DMA_CFG_CHPRIORITY, 124	DMAREQ_FLEXCOMM1_RX, 128
DMA_CFG_DSTBURSTWRAP, 124	DMAREQ_FLEXCOMM1_TX, 128
DMA_CFG_HWTRIGEN, 124	DMAREQ_FLEXCOMM2_RX, 128
DMA_CFG_PERIPHREQEN, 124	DMAREQ_FLEXCOMM2_TX, 128
DMA_CFG_SRCBURSTWRAP, 124	DMAREQ_FLEXCOMM3_RX, 128
DMA_CFG_TRIGBURST_BURST, 124	DMAREQ_FLEXCOMM3_TX, 128
DMA_CFG_TRIGBURST_SNGL, 124	DMAREQ_FLEXCOMM4_RX, 128
DMA_CFG_TRIGPOL_HIGH, 124	DMAREQ_FLEXCOMM4_TX, 128
DMA_CFG_TRIGPOL_LOW, 124	DMAREQ_FLEXCOMM5_RX, 128
DMA_CFG_TRIGTYPE_EDGE, 125	DMAREQ_FLEXCOMM5_TX, 128
DMA_CFG_TRIGTYPE_LEVEL, 125	DMAREQ_FLEXCOMM6_RX, 128
DMA CH0, 127	DMAREQ FLEXCOMM6 TX, 128
DMA CH1, 127	DMAREQ FLEXCOMM7 RX, 128
DMA CH10, 128	DMAREQ FLEXCOMM7 TX, 128
DMA_CH11, 128	DMAREQ SPIFI, 128
DMA_CH12, 128	MAX DMA CHANNEL, 127
DMA_CH13, 128	CHIP: LPC5411X DMA Service driver, 129
DMA CH14, 128	channel, 132
DMA CH15, 128	Chip_DMASERVICE_DoubleBuffer, 129
DMA CH16, 128	Chip_DMASERVICE_Init, 130
DMA_CH17, 128	Chip DMASERVICE Isr, 130
<del>-</del>	Chip DMASERVICE RegisterCb, 130
DMA_CH18, 128	. – – –
DMA_CH19, 128	Chip_DMASERVICE_SingleBuffer, 130
DMA_CH2, 127	DMA_CALLBACK_T, 129
DMA_CH3, 127	descr, 132
DMA_CH4, 128	dst_increment, 132
DMA_CH5, 128	register_location, 132
DMA_CH6, 128	src_increment, 132
DMA_CH7, 128	width, 132
DMA_CH8, 128	write, 132
DMA_CH9, 128	CHIP: LPC5411X DMIC driver, 133
DMA_CHID_T, 127	CHANEN, 143
DMA_CTLSTAT_TRIG, 125	CHANNEL, 143
DMA_CTLSTAT_VALIDPENDING, 125	COMPENSATION_T, 137
DMA_INTSTAT_ACTIVEERRINT, 125	Chip_DMIC_CfgChannel, 138
_ ·	· — — • ·

Chip, DMIC, Ciglon, 139 Chip, DMIC, Ciglon, 139 Chip, DMIC, Ciglon, 139 Chip, DMIC, Enablechannnel, 139 Chip, DMIC, Filochannel, 131 Chip, DMIC, Filocelbata, 141 Chip, DMIC, SelfopMode, 143 Chip, DMIC, SelfopMode, 144 Chip, DMIC, SelfopMode, 143 Ch		
Chip, DMIC_EnableChannnel, 139 Chip, DMIC_FiloChannel, 139 Chip, DMIC_FiloChannel, 139 Chip, DMIC_FiloChannel, 139 Chip, DMIC_FiloChanstaus, 141 Chip, DMIC_FiloGetStaus, 141 Chip, DMIC_FiloGetStaus, 141 Chip, DMIC_Linit, 141 Chip, DMIC_Linit, 141 Chip, DMIC_Linit, 141 Chip, DMIC_SetOpMode, 143 Chip, DMIC_Linit, 141 Chip, DMIC_SetOpMode, 143 Chip, DMIC_SetOpMode, 144 Chip, DMIC_SetOpMode, 144 Chip, DMIC_SetOpMode, 143 Chip, DMIC_Se	Chip_DMIC_CfgChannelDc, 139	DMIC_PHY_FALL_P, 136
Chip_DMIC_FiloClearStatus, 141 Chip_DMIC_FiloClearStatus, 141 Chip_DMIC_FiloClearStatus, 141 Chip_DMIC_FiloClearStatus, 141 Chip_DMIC_FiloClearStatus, 141 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_SitoCpMode, 143 Chip_DMIC_Use2fs, 143 DC_CTRL, 143 DC_REMOVAL_T, 137 DIC_CTRL, 143 DC_REMOVAL_T, 137 DIFFIC_CTRL, 144 DC_REMOVAL_T, 137 DIFFIC_CTRL, 144 DMIC_COMPO_13, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_16, 137 DMIC_DC_CUT185, 137 DMIC_DC_CUT185, 137 DMIC_DC_CUT38, 137 DMIC_DC_CUT38, 137 DMIC_DC_CUT38, 137 DMIC_DC_CUT38, 137 DMIC_DC_DC_UT38, 137 DMIC_DC_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_INT_RN_P, 136 DMIC_FIFO_INT_RN_P, 136 DMIC_FIFO_INT_RN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV13, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV4	Chip_DMIC_CfgIO, 139	DMIC_PHY_HALF, 136
Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_FifoGearStatus, 141 Chip_DMIC_SearOpMode, 143 Chip_DMIC_SearOpMode, 143 Chip_DMIC_SearOpMode, 143 Chip_DMIC_SearOpMode, 143 Chip_DMIC_Use2fs, 143 DC_CTRL, 143 DC_CTRL, 143 DC_REMOVAL_T, 137 DC_REMOVAL_T, 137 DIVHFCLK, 143 DIVHFCLK, 143 DIMC_COMPO_0, 137 DIMC_COMPO_13, 137 DMIC_COMPO_15, 137 DMIC_COMPO_16, 137 DMIC_COMPO_16, 137 DMIC_COMPO_16, 137 DMIC_DC_CUT39, 137 DMIC_DC_DC_NEMDLE_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_PDM_DIV1_138 TMS_COMPO_DIV1_138 TMS_COMPO_DIV1_148 TMS_COMPO_	• — —	DMIC_PHY_HALF_P, 137
Chip_DMIC_FiloGeliData, 141 Chip_DMIC_FiloGeliData, 141 Chip_DMIC_FiloGeliData, 141 Chip_DMIC_FiloGeliData, 141 Chip_DMIC_SelOpMode, 143 Chip_DMIC_SelOpMode, 143 Chip_DMIC_Usezle, 143 DC_GTRL, 143 DC_REMOVAL_T, 137 DC_REMOVAL_T, 137 DIVHFCLK, 143 DMIC_COMPO_13, 137 DMIC_COMPO_13, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_16, 137 DMIC_DC_UT155, 137 DMIC_DC_UT155, 137 DMIC_DC_UT155, 137 DMIC_DC_UT155, 137 DMIC_DC_UT151 DMIC_DC_UT1511 DMIC_DC_UT151 DMIC_DC_UT1511 D	· =	_ <i>′</i>
Chip_DMIC_FitoGetStatus, 141 Chip_DMIC_Init, 141 Chip_DMIC_SetOpMode, 143 Chip_DMIC_SetOpMode, 144 Chip_DMIC_SetOpMode, 1	Chip_DMIC_FifoClearStatus, 141	DMIC_SATURATE_AT16BIT_P, 137
Chip_DMIC_Init, 141 Chip_DMIC_SetOpMode, 143 Chip_DMIC_Use2fe, 143 Dic_CTRL, 143 DC_CTRL, 143 DC_CTRL, 143 DC_CTRL, 143 DC_CTRL, 143 DC_CRMOVAL_T, 137 DIVHFCLK, 143 DMIC_COMPO_0, 137 DMIC_COMPO_0, 137 DMIC_COMPO_13, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT181, 137 DMIC_DC_CUT181, 137 DMIC_DC_CUT181, 137 DMIC_DC_CUT181, 137 DMIC_DC_CUT181, 137 DMIC_DC_CUT181, 137 DMIC_DC_DC_TTRL DMIC_DC_DC_TTRL DMIC_DC_DC_TTRL DMIC_DC_DC_TTRL DMIC_DC_DC_TTRL DMIC_DC_DC_TTRL DMIC_DC_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_INT_135 DMIC_FIFO_INT_135 DMIC_FIFO_INT_136 DMIC_FIFO_INT_REN_P, 136 DMIC_FIFO_INT_REN_P, 136 DMIC_FIFO_UNDERRUN_16 DMIC_FIFO_UNDERRUN_17 DMIC_FIFO_TTRLN_P, 136 DMIC_FIFO_TTRLN_P, 136 DMIC_FIFO_UNDERRUN_186 DMIC_FIFO_UNDERRUN_186 DMIC_FIFO_UNDERRUN_188 DMIC_PDM_DIV11, 138 DMIC_DPM_DIV11, 138 DMIC_DPM_DIV11, 138 DMIC_DPM_DIV12, 138 DMIC_DPM_DIV12, 138 DMIC_DPM_DIV18, 138 DMIC_DPM_DIV18, 138 DMIC_DPM_DIV24, 138 DMIC_D	Chip_DMIC_FifoGetData, 141	divhfclk, 144
Chip_DMIC_Use2ls, 143 Chip_DMIC_Use2ls, 143 DC_CTRL, 144 DMIC_COMPO_0, 137 DMIC_COMPO_0, 137 DMIC_COMPO_15, 137 DMIC_DC_CUT155, 137 DMIC_DC_DGAIN_REDUCE_P, 135 DMIC_DC_DGAIN_REDUCE_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_DESETN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_PDM_DNA_138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 1	Chip_DMIC_FifoGetStatus, 141	dmic_ch0_dma_context, 144
Chip_DMIC_Use2ls, 143 DC_CTRL, 143 DC_CTRL, 143 DC_REMOVAL_T, 137 DIVHFCLK, 143 DMIC_COMP0_0, 137 DIVLC_COMP0_0, 137 DMIC_COMP0_0, 137 DMIC_COMP0_13, 137 DMIC_COMP0_15, 137 DMIC_COMP0_15, 137 DMIC_COMP0_15, 137 DMIC_COMP0_15, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT8, 135 DMIC_DC_DC_P, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_INT_EN, 136 DMIC_FIPO_INT_EN, 136 DMIC_FIPO_INT_EN, 136 DMIC_FIPO_VERRUN, 136 DMIC_FIPO_VERRUN, 136 DMIC_FIPO_VERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DM	• — —	
DC_CTRL, 143 DC_REMOVAL_T, 137 DC_REMOVAL_T, 137 DC_REMOVAL_T, 137 DC_COMPO_0, 137 DMIC_COMPO_0, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_16, 137 DMIC_COMPO_16, 137 DMIC_COMPO_16, 137 DMIC_COMPO_16, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT39, 137 DMIC_DC_ORDEMOVE, 137 DMIC_DC_ORDEMOVE, 137 DMIC_DC_ORDEMOVE, 137 DMIC_DC_ORDEMOVE, 137 DMIC_DC_ORDEMOVE, 135 DMIC_EIFO_DMAEN, 135 DMIC_EIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_REN_P, 136 DMIC_FIFO_INT_REN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_LNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6,	• = •	dmic_ch1_dma_context, 144
DC_REMOVAL_T, 137 DIVFICK, 143 DIVFICK, 143 DIMC_COMPO_0, 137 DMIC_COMPO_0, 137 DMIC_COMPO_15, 137 DMIC_COMPO_15, 137 DMIC_COMPO_16, 137 DMIC_DC_OMPO_16, 137 DMIC_DC_CUT18, 137 DMIC_DC_ONDREMOVE, 137 DMIC_DC_ONDREMOVE, 135 DMIC_DC_DC_P, 135 DMIC_DC_DOMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_INTIREN, 136 DMIC_FIPO_INTIREN, 136 DMIC_FIPO_INTIREN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_DESETN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV4	Chip_DMIC_Use2fs, 143	dmic_ch1_dma_interleaved_context, 144
DIVIFICIK, 143  DMIC_COMP0_0, 137  DMIC_COMP0_15, 137  DMIC_COMP0_15, 137  DMIC_COMP0_16, 137  DMIC_COMP0_16, 137  DMIC_COMP0_16, 137  DMIC_DC_CUT155, 137  DMIC_DC_CUT155, 137  DMIC_DC_CUT155, 137  DMIC_DC_CUT155, 137  DMIC_DC_CUT181, 137  DMIC_DC_CUT181, 137  DMIC_DC_NOREMOVE, 137  DMIC_DC_NOREMOVE, 137  DMIC_DC_NOREMOVE, 137  DMIC_DC_NOREMOVE, 137  DMIC_DC_NOREMOVE, 137  DMIC_DC_NOREMOVE, 135  DMIC_FIPO_DMAEN, 1, 135  DMIC_FIPO_INT, 135  DMIC_FIPO_INT, 135  DMIC_FIPO_INT, 135  DMIC_FIPO_INT, 136  DMIC_FIPO_INTREN, 1, 136  DMIC_FIPO_OVERRUN, 1, 136  DMIC_FIPO_OVERRUN, 1, 136  DMIC_FIPO_RESETN_P, 136  DMIC_FIPO_UNDERRUN, 1, 136  DMIC_PDM_DIV1, 1, 138  DMIC_PDM_DIV2, 1, 138  DMIC_PDM_DIV2, 1, 138  DMIC_PDM_DIV4, 1, 138  DMIC_PDM_	DC_CTRL, 143	FIFO_CTRL, 144
DMIC_COMP0_13, 137     DMIC_COMP0_15, 137     DMIC_COMP0_15, 137     DMIC_COMP0_15, 137     DMIC_COMP0_15, 137     DMIC_COMP0_15, 137     DMIC_DC_CUT155, 137     DMIC_DC_CUT155, 137     DMIC_DC_CUT38, 137     DMIC_DC_ONREMOVE, 137     DMIC_DC_ONREMOVE, 137     DMIC_DC_DMAEN_P, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 136     DMIC_FIFO_INT_P, 136     DMIC_FIFO_OVERRUN_P, 136     DMIC_FIFO_OVERRUN_P, 136     DMIC_FIFO_TLVL_P, 136     DMIC_FIFO_UNDERRUN_P, 136     DMIC_OP_DMA_138     DMIC_OP_DMA_138     DMIC_OP_DM_DIV1, 138     DMIC_PDM_DIV1, 138     DMIC_PDM_DIV1, 138     DMIC_PDM_DIV1, 138     DMIC_PDM_DIV1, 138     DMIC_PDM_DIV2, 138     DMIC_PDM_DIV2, 138     DMIC_PDM_DIV3, 138     DMIC_PDM_DIV4, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV98, 138     D	DC_REMOVAL_T, 137	FIFO_DATA, 144
DMIC_COMP0_13, 137 DMIC_COMP0_15, 137 DMIC_COMP0_16, 137 DMIC_COMP0_16, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT155, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 DMIC_DC_NOREMOVE, 137 DMIC_DC_NOREMOVE, 137 DMIC_DC_SAIN_REDUCE_P, 135 DMIC_DCGAIN_REDUCE_P, 135 DMIC_EIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE_135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT_R, 135 DMIC_FIFO_INT_R, 136 DMIC_FIFO_INT_R, 136 DMIC_FIFO_INT_R, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_OP_DMA_138 DMIC_OP_DMA_138 DMIC_OP_DM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC	DIVHFCLK, 143	FIFO_STATUS, 144
DMIC_COMP0_16, 137     DMIC_COMP0_16, 137     DMIC_DC_CUT195, 137     DMIC_DC_CUT193, 137     DMIC_DC_CUT39, 137     DMIC_DC_CUT39, 137     DMIC_DC_CUT38, 137     DMIC_DC_CUT38, 137     DMIC_DC_CUT38, 137     DMIC_DC_CUT38, 137     DMIC_DC_CUT38, 137     DMIC_DC_COMPEMOVE, 137     DMIC_DC_GCAIN, REDUCE_P, 135     DMIC_DCGAIN, REDUCE_P, 135     DMIC_FIFO_DMAEN, 135     DMIC_FIFO_DMAEN, 135     DMIC_FIFO_DMAEN, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_DMAEN_P, 135     DMIC_FIFO_ENABLE_P, 135     DMIC_FIFO_ENABLE_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_P, 135     DMIC_FIFO_INT_EN_P, 136     DMIC_FIFO_OVERRUN, 136     DMIC_FIFO_OVERRUN_P, 136     DMIC_FIFO_OVERRUN_P, 136     DMIC_FIFO_UNDERRUN, 136     DMIC_FIFO_UNDERRUN, 136     DMIC_FIFO_UNDERRUN, 136     DMIC_FIFO_UNDERRUN, 136     DMIC_FIFO_UNDERRUN_P, 136     DMIC_OP_DMA, 138     DMIC_OP_DMA, 138     DMIC_OP_DM_DIV12, 138     DMIC_PDM_DIV12, 138     DMIC_PDM_DIV12, 138     DMIC_PDM_DIV12, 138     DMIC_PDM_DIV12, 138     DMIC_PDM_DIV2, 138     DMIC_PDM_DIV2, 138     DMIC_PDM_DIV3, 138     DMIC_PDM_DIV4, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV8, 138     DMIC_PDM_DIV96, 138     DMIC_PDM_DIV96, 138     DMIC_PDM_DIV96, 138     DMIC_PDM_DIV98, 138     DM	DMIC_COMP0_0, 137	fifo_ints, 144
DMIC_COMPO_16, 137  DMIC_DC_CUT15, 137  DMIC_DC_CUT15, 137  DMIC_DC_CUT15, 137  DMIC_DC_CUT15, 137  DMIC_DC_CUT18, 137  DMIC_DC_CUT18, 137  DMIC_DC_CUT18, 137  DMIC_DC_CUT18, 137  DMIC_DC_CUT18, 137  DMIC_DC_COMPROVE, 135  DMIC_DC_DCAIN, REDUCE_P, 135  DMIC_DC_DCOLE_P, 135  DMIC_FIFO_DMAEN, 135  DMIC_FIFO_DMAEN, 135  DMIC_FIFO_DMAEN, 135  DMIC_FIFO_DMAEN, 135  DMIC_FIFO_INT, 135  DMIC_FIFO_INT, 135  DMIC_FIFO_INT, 136  DMIC_FIFO_INTREN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_OP_DMA, 138  DMIC_OP_DMA, 138  DMIC_OP_DMA, 138  DMIC_OP_DMD_IV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV32, 138  DMIC_PDM_DIV32, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV44, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV84,	DMIC_COMP0_13, 137	fifo_overrun, 144
DMIC_DC_CUT155, 137 DMIC_DC_CUT39, 137 DMIC_DC_CUT39, 137 HWVADCAIN, 145 DMIC_DC_QUT38, 137 HWVADDHPFS, 145 DMIC_DC_CNOREMOVE, 137 DMIC_DC_CORAIN, REDUCE_P, 135 DMIC_DCGAIN, REDUCE_P, 135 DMIC_DCPOLE_P, 135 DMIC_DCPOLE_P, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INTREN_136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DM_DIV12, 138 DMIC_OP_DM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_	DMIC_COMP0_15, 137	fifo_underrun, 144
DMIC_DC_CUT38, 137 DMIC_DC_CUT8, 137 DMIC_DC_CUT8, 137 DMIC_DC_NOREMOVE, 137 DMIC_DC_NOREMOVE, 137 DMIC_DC_NOREMOVE, 137 DMIC_DC_QGAIN_REDUCE_P, 135 DMIC_DCPOLE_P, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN_P, 135 DMIC_FIPO_ENABLE_P, 135 DMIC_FIPO_ENABLE_P, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INT, 136 DMIC_FIPO_INTREN, 136 DMIC_FIPO_INTREN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_ENERRUN, 136 DMIC_FIPO_ENERRUN, 136 DMIC_FIPO_TUVL_P, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMLIV1, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV	DMIC_COMP0_16, 137	GAINSHFT, 145
DMIC_DC_CUT78, 137 DMIC_DC_NOREMOVE, 137 DMIC_DCGAIN, REDUCE_P, 135 DMIC_DCGAIN, REDUCE_P, 135 DMIC_DCPOLE_P, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_ENABLE, 135 DMIC_FIPO_ENABLE_P, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INTREN, 136 DMIC_FIPO_INTREN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_TLVL_P, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMD_IV12, 138 DMIC_OP_DM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6	DMIC_DC_CUT155, 137	gainshft, 145
DMIC_DC_NOREMOVE, 137 DMIC_DCGAIN_REDUCE_P, 135 DMIC_DCPOLE_P, 135 DMIC_DCPOLE_P, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_DMAEN, 135 DMIC_FIPO_ENABLE, 135 DMIC_FIPO_ENABLE_P, 135 DMIC_FIPO_ENABLE_P, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INT, 135 DMIC_FIPO_INTREN, 136 DMIC_FIPO_INTREN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_OVERRUN, 136 DMIC_FIPO_RESETN, 136 DMIC_FIPO_RESETN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_FIPO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_INTR, 138 DMIC_OP_DMA, 138 DMIC_OP_DM_DIV1, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_	DMIC_DC_CUT39, 137	HWVADGAIN, 145
DMIC_DCGAIN_REDUCE_P, 135 DMIC_DCPOLE_P, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_ENABLE_135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_ENESETN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMIT, 138 DMIC_OP_DMIT, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV96, 138	DMIC_DC_CUT78, 137	HWVADHPFS, 145
DMIC_DCPOLE_P, 135 DMIC_FIFO_DMAEN, 135 DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMD_IV1, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV16, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 13	DMIC_DC_NOREMOVE, 137	HWVADLOWZ, 145
DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_DESETN_P, 136 DMIC_FIFO_TESETN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OPDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC	DMIC_DCGAIN_REDUCE_P, 135	HWVADRSTT, 145
DMIC_FIFO_DMAEN_P, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_COVERRUN, 136 DMIC_FIFO_TOVERSETN, 136 DMIC_FIFO_TOVERSETN, 136 DMIC_FIFO_TUVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DOLL, 138 DMIC_OPDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV8, 138 DMIC_PDM_	DMIC_DCPOLE_P, 135	HWVADST10, 145
DMIC_FIFO_ENABLE, 135 DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OF_IFO_UNDERRUN, 136 DMIC_OF_IFO_UNDERRUN, 136 DMIC_OF_IFO_UNDERRUN, 136 DMIC_OF_IFO_UNDERRUN, 136 DMIC_OF_INTR, 138 DMIC_OP_INTR, 138 DMIC_OP_DM_DIV1, 138 DMIC_OP_DM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 1	DMIC_FIFO_DMAEN, 135	HWVADTHGN, 145
DMIC_FIFO_ENABLE_P, 135 DMIC_FIFO_INT, 135 DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN, P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN_P, 136 DMIC_FIFO_OVERSETN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN_P, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OT_I, 137 DMIC_FIFO_UNDERRUN_P, 136 DMIC_OT_I, 137 DMIC_LEFT, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DM_DIV1, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 1	DMIC_FIFO_DMAEN_P, 135	HWVADTHGS, 145
DMIC_FIFO_INT, 135  DMIC_FIFO_INT_P, 135  DMIC_FIFO_INTREN, 136  DMIC_FIFO_INTREN_P, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN_P, 136  DMIC_FIFO_OVERRUN_P, 136  DMIC_FIFO_RESETN, 136  DMIC_FIFO_RESETN, 136  DMIC_FIFO_TLVL_P, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_IFIFO_UNDERRUN, 136  DMIC_OT_I, 137  DMIC_IET, 138  DMIC_OP_DMA, 138  DMIC_OP_DMA, 138  DMIC_OP_DM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV2, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV6, 138  DMIC_PD	DMIC_FIFO_ENABLE, 135	ID, 145
DMIC_FIFO_INT_P, 135 DMIC_FIFO_INTREN, 136 DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_OP_INDERRUN, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV24, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DIV6, 138 DMIC_PDM_DIV6	DMIC_FIFO_ENABLE_P, 135	IOCFG, 145
DMIC_FIFO_INTREN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_OVERRUN, 136  DMIC_FIFO_RESETN, 136  DMIC_FIFO_RESETN, 136  DMIC_FIFO_RESETN_P, 136  DMIC_FIFO_RESETN_P, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_IO_T, 137  DMIC_IO_T, 137  DMIC_IO_T, 138  DMIC_OP_DMA, 138  DMIC_OP_DMA, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV24, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV6, 138  DMIC_PDM_DIV6	DMIC_FIFO_INT, 135	OP_MODE_T, 137
DMIC_FIFO_INTREN_P, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, 136 DMIC_FIFO_OVERRUN, P, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN, 136 DMIC_FIFO_RESETN_P, 136 DMIC_FIFO_RESETN_P, 136 DMIC_FIFO_TLVL_P, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_FIFO_UNDERRUN_P, 136 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_DMA, 138 DMIC_OP_POLL, 138 DMIC_OP_POLL, 138 DMIC_PDM_DIV1, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV128, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV12, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV2, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV3, 138 DMIC_PDM_DIV4, 138 DMIC_PDM_DI	DMIC_FIFO_INT_P, 135	OSR, 145
DMIC_FIFO_OVERRUN, 136         PHY_CTRL, 146           DMIC_FIFO_OVERRUN_P, 136         PREAC2FSCOEF, 146           DMIC_FIFO_RESETN, 136         PREAC4FSCOEF, 146           DMIC_FIFO_RESETN_P, 136         pdm_bypass, 137           DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk0, 137           DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk1, 137           DMIC_FIFO_UNDERRUN_P, 136         pdm_bypass_clk1, 137           DMIC_BUND_RITER         pdm_dual, 137           DMIC_IND_FIFO_UNDERRUN_P, 136         pdm_dual, 137           DMIC_IND_FIFO_UND_	DMIC_FIFO_INTREN, 136	osr, 146
DMIC_FIFO_OVERRUN_P, 136         PREAC2FSCOEF, 146           DMIC_FIFO_RESETN, 136         PREAC4FSCOEF, 146           DMIC_FIFO_RESETN_P, 136         pdm_bypass, 137           DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk0, 137           DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk1, 137           DMIC_FIFO_UNDERRUN_P, 136         pdm_bypass_clk1, 137           DMIC_IO_T, 137         pdm_dual, 137           DMIC_IO_T, 138         pdm_stereo, 137           DMIC_OP_DMA, 138         preac2coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_DM_DIV1, 138         reserved0, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_MARKER, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV6, 138         IMAGE_SINGLE_ENH_SIG, 148 <tr< td=""><td>DMIC_FIFO_INTREN_P, 136</td><td>PDM_DIV_T, 138</td></tr<>	DMIC_FIFO_INTREN_P, 136	PDM_DIV_T, 138
DMIC_FIFO_RESETN, 136  DMIC_FIFO_RESETN_P, 136  DMIC_FIFO_RESETN_P, 136  DMIC_FIFO_TLVL_P, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN_P, 136  DMIC_IO_T, 137  DMIC_LEFT, 138  DMIC_OP_DMA, 138  DMIC_OP_DMA, 138  DMIC_OP_NTR, 138  DMIC_OP_POLL, 138  DMIC_PDM_DIV1, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV2, 138  DMIC_PDM_DIV3, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV8, 138	DMIC_FIFO_OVERRUN, 136	
DMIC_FIFO_RESETN_P, 136         pdm_bypass, 137           DMIC_FIFO_TLVL_P, 136         pdm_bypass_clk0, 137           DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk1, 137           DMIC_FIFO_UNDERRUN_P, 136         pdm_bypass_clk1, 137           DMIC_IO_T, 137         pdm_dual, 137           DMIC_IO_T, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved0, 146           DMIC_OP_POLL, 138         reserved1, 146           DMIC_PDM_DIV1, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV24, 138         TDM19EN, 147           DMIC_PDM_DIV24, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV4, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_BOH_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148	DMIC_FIFO_OVERRUN_P, 136	PREAC2FSCOEF, 146
DMIC_FIFO_TLVL_P, 136  DMIC_FIFO_UNDERRUN, 136  DMIC_FIFO_UNDERRUN_P, 136  DMIC_DT, 137  DMIC_LEFT, 138  DMIC_OP_DMA, 138  DMIC_OP_DLL, 138  DMIC_PDM_DIV12, 138  DMIC_PDM_DIV14, 138  DMIC_PDM_DIV2, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV6, 138  DMIC_PDM_DIV6, 138  DMIC_PDM_DIV6, 138  DMIC_PDM_DIV8, 138  DMIC_PDM_DIV	DMIC_FIFO_RESETN, 136	PREAC4FSCOEF, 146
DMIC_FIFO_UNDERRUN, 136         pdm_bypass_clk1, 137           DMIC_FIFO_UNDERRUN_P, 136         pdm_dual, 137           DMIC_IO_T, 137         pdm_stereo, 137           DMIC_LEFT, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV24, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IMSEL_T, 149           DMIC_PDM_DIV48, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148	DMIC_FIFO_RESETN_P, 136	pdm_bypass, 137
DMIC_FIFO_UNDERRUN_P, 136         pdm_dual, 137           DMIC_IO_T, 137         pdm_stereo, 137           DMIC_LEFT, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV2, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_INH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_INH_SIG, 148	DMIC_FIFO_TLVL_P, 136	pdm_bypass_clk0, 137
DMIC_FIFO_UNDERRUN_P, 136         pdm_dual, 137           DMIC_IO_T, 137         pdm_stereo, 137           DMIC_LEFT, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV2, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_INH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_INH_SIG, 148	DMIC FIFO UNDERRUN, 136	pdm bypass clk1, 137
DMIC_LEFT, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV18, 138         side, 146           DMIC_PDM_DIV2, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV24, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV64, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149	DMIC FIFO UNDERRUN P, 136	
DMIC_LEFT, 138         preac2coef, 146           DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV18, 138         side, 146           DMIC_PDM_DIV2, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV24, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV64, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149	DMIC IO T, 137	pdm stereo, 137
DMIC_OP_DMA, 138         preac4coef, 146           DMIC_OP_INTR, 138         reserved, 146           DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV21, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149		• —
DMIC_OP_POLL, 138         reserved0, 146           DMIC_PDM_DIV1, 138         reserved1, 146           DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV4, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149	DMIC OP DMA, 138	·
DMIC_PDM_DIV1, 138       reserved1, 146         DMIC_PDM_DIV12, 138       STEREO_SIDE_T, 138         DMIC_PDM_DIV128, 138       side, 146         DMIC_PDM_DIV16, 138       TDM19EN, 147         DMIC_PDM_DIV2, 138       TDM96EN, 147         DMIC_PDM_DIV3, 138       USE2FS, 147         DMIC_PDM_DIV32, 138       CHIP: LPC5411X Enhanced boot block support, 148         DMIC_PDM_DIV32, 138       IFSEL_T, 149         DMIC_PDM_DIV4, 138       IMAGE_BOOT_BLOCK_OFF, 148         DMIC_PDM_DIV48, 138       IMAGE_DUAL_ENH_SIG, 148         DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		•
DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV32, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_DUAL_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149	:	reserved0, 146
DMIC_PDM_DIV12, 138         STEREO_SIDE_T, 138           DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV3, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV32, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_DUAL_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149	DMIC PDM DIV1, 138	reserved1, 146
DMIC_PDM_DIV128, 138         side, 146           DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV24, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV32, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_DUAL_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV8, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149		STEREO SIDE T, 138
DMIC_PDM_DIV16, 138         TDM19EN, 147           DMIC_PDM_DIV2, 138         TDM96EN, 147           DMIC_PDM_DIV24, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV32, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_DUAL_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV64, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149		
DMIC_PDM_DIV2, 138       TDM96EN, 147         DMIC_PDM_DIV24, 138       USE2FS, 147         DMIC_PDM_DIV3, 138       CHIP: LPC5411X Enhanced boot block support, 148         DMIC_PDM_DIV32, 138       IFSEL_T, 149         DMIC_PDM_DIV4, 138       IMAGE_BOOT_BLOCK_OFF, 148         DMIC_PDM_DIV48, 138       IMAGE_DUAL_ENH_SIG, 148         DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		
DMIC_PDM_DIV24, 138         USE2FS, 147           DMIC_PDM_DIV3, 138         CHIP: LPC5411X Enhanced boot block support, 148           DMIC_PDM_DIV32, 138         IFSEL_T, 149           DMIC_PDM_DIV4, 138         IMAGE_BOOT_BLOCK_OFF, 148           DMIC_PDM_DIV48, 138         IMAGE_DUAL_ENH_SIG, 148           DMIC_PDM_DIV6, 138         IMAGE_ENH_BLOCK_MARKER, 148           DMIC_PDM_DIV64, 138         IMAGE_ENH_MARKER_OFF, 148           DMIC_PDM_DIV8, 138         IMAGE_SINGLE_ENH_SIG, 148           DMIC_PDM_DIV96, 138         IMAGE_T, 149		
DMIC_PDM_DIV3, 138  DMIC_PDM_DIV32, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV4, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV48, 138  DMIC_PDM_DIV6, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV64, 138  DMIC_PDM_DIV8, 138  DMIC_PDM_DIV8, 138  DMIC_PDM_DIV8, 138  DMIC_PDM_DIV8, 138  DMIC_PDM_DIV96, 138  IMAGE_SINGLE_ENH_SIG, 148  DMIC_PDM_DIV96, 138  IMAGE_T, 149		
DMIC_PDM_DIV32, 138       IFSEL_T, 149         DMIC_PDM_DIV4, 138       IMAGE_BOOT_BLOCK_OFF, 148         DMIC_PDM_DIV48, 138       IMAGE_DUAL_ENH_SIG, 148         DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		•
DMIC_PDM_DIV4, 138       IMAGE_BOOT_BLOCK_OFF, 148         DMIC_PDM_DIV48, 138       IMAGE_DUAL_ENH_SIG, 148         DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		• •
DMIC_PDM_DIV48, 138       IMAGE_DUAL_ENH_SIG, 148         DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		<del>-</del> ·
DMIC_PDM_DIV6, 138       IMAGE_ENH_BLOCK_MARKER, 148         DMIC_PDM_DIV64, 138       IMAGE_ENH_MARKER_OFF, 148         DMIC_PDM_DIV8, 138       IMAGE_SINGLE_ENH_SIG, 148         DMIC_PDM_DIV96, 138       IMAGE_T, 149		
DMIC_PDM_DIV64, 138 IMAGE_ENH_MARKER_OFF, 148 DMIC_PDM_DIV8, 138 IMAGE_SINGLE_ENH_SIG, 148 DMIC_PDM_DIV96, 138 IMAGE_T, 149		
DMIC_PDM_DIV8, 138 IMAGE_SINGLE_ENH_SIG, 148 DMIC_PDM_DIV96, 138 IMAGE_T, 149		
DMIC_PDM_DIV96, 138 IMAGE_T, 149		
		<del>-</del> '

IMG_JUST_BOOT, 149	Chip_GPIO_SetPortDIR, 159
IMG_NO_CRC, 149	Chip_GPIO_SetPortDIRInput, 160
IMG_NO_WAIT, 149	Chip_GPIO_SetPortDIROutput, 160
IMG NORMAL, 149	Chip GPIO SetPortMask, 160
SETPORTPIN, 148	Chip_GPIO_SetPortOutHigh, 162
SL_AUTO, 149	Chip_GPIO_SetPortOutLow, 162
SL_I2C0, 149	Chip_GPIO_SetPortToggle, 162
SL I2C1, 149	Chip_GPIO_SetPortValue, 163
SL_I2C2, 149	Chip_GPIO_SetValue, 163
SL SPI0, 149	Chip_GPIO_WriteDirBit, 163
SL SPI1, 149	Chip GPIO WritePortBit, 164
CHIP: LPC5411X flexcomm API, 378	CHIP: LPC5411X GPIO group driver, 165
Chip_FLEXCOMM_Delnit, 380	Chip_GPIOGP_ClearIntStatus, 166
Chip_FLEXCOMM_GetFunc, 380	Chip_GPIOGP_DeInit, 166
Chip_FLEXCOMM_GetIndex, 380	Chip_GPIOGP_DisableGroupPins, 166
Chip_FLEXCOMM_Init, 382	Chip_GPIOGP_EnableGroupPins, 167
Chip_FLEXCOMM_IsLocked, 382	Chip_GPIOGP_GetIntStatus, 167
Chip_FLEXCOMM_Lock, 382	Chip_GPIOGP_Init, 167
Chip FLEXCOMM SetPeriph, 382	Chip GPIOGP SelectAndMode, 168
ERR_FLEXCOMM_FUNCNOTSUPPORTED, 379	. — —
ERR FLEXCOMM INVALIDBASE, 379	Chip GPIOGP SelectHighLevel, 168
ERR_FLEXCOMM_NOTFREE, 379	Chip_GPIOGP_SelectLevelMode, 168
FLEXCOMM ID 12C, 379	Chip GPIOGP SelectLowLevel, 170
— — ·	• – –
FLEXCOMM_ID_I2S, 379	Chip_GPIOGP_SelectOrMode, 170
FLEXCOMM_ID_SPI, 379	GPIOGR_COMB, 166
FLEXCOMM_ID_USART, 379	GPIOGR_INT, 166
FLEXCOMM_LOCK, 379	GPIOGR_TRIG, 166
FLEXCOMM_PERIPH_I2C, 380	CHIP: LPC5411X I2C master-only driver, 171
FLEXCOMM_PERIPH_I2S_RX, 380	Chip_I2CM_ClearStatus, 173
FLEXCOMM_PERIPH_I2S_TX, 380	Chip_I2CM_Disable, 173
FLEXCOMM_PERIPH_NONE, 380	Chip_I2CM_Enable, 173
FLEXCOMM_PERIPH_SPI, 380	Chip_I2CM_GetMasterState, 173
FLEXCOMM_PERIPH_T, 380	Chip_I2CM_GetStatus, 174
FLEXCOMM_PERIPH_USART, 380	Chip_I2CM_IsMasterPending, 174
FLEXCOMM_PSEL_OFFSET, 379	Chip_I2CM_MasterContinue, 174
LPC_FLEXCOMM_T, 380	Chip_I2CM_ReadByte, 175
CHIP: LPC5411X GPIO driver, 150	Chip_I2CM_SendStart, 175
Chip_GPIO_ClearValue, 151	Chip_I2CM_SendStop, 175
Chip_GPIO_DeInit, 151	Chip_I2CM_SetBusSpeed, 176
Chip_GPIO_GetMaskedPortValue, 153	Chip_I2CM_SetDutyCycle, 176
Chip_GPIO_GetPinDIR, 153	Chip_I2CM_WriteByte, 177
Chip_GPIO_GetPinState, 153	Chip_I2CM_Xfer, 177
Chip_GPIO_GetPortDIR, 153	Chip_I2CM_XferBlocking, 178
Chip_GPIO_GetPortMask, 155	Chip_I2CM_XferHandler, 178
Chip_GPIO_GetPortValue, 155	I2CM_STATUS_ARBLOST, 172
Chip_GPIO_Init, 155	I2CM_STATUS_BUS_ERROR, 172
Chip GPIO ReadDirBit, 156	I2CM STATUS BUSY, 172
Chip_GPIO_ReadPortBit, 156	I2CM_STATUS_ERROR, 172
Chip_GPIO_ReadValue, 156	I2CM_STATUS_NAK_ADR, 172
Chip GPIO SetDir, 157	I2CM STATUS NAK DAT, 172
Chip_GPIO_SetMaskedPortValue, 157	I2CM STATUS OK, 172
Chip_GPIO_SetPinDIR, 157	CHIP: LPC5411X I2C slave-only driver, 179
Chip_GPIO_SetPinDIRInput, 157	Chip_I2CS_ClearStatus, 181
Chip GPIO SetPinDIROutput, 158	Chip_I2CS_Disable, 181
Chip_GPIO_SetPinOutHigh, 158	Chip_I2CS_DisableSlaveAddr, 181
Chip_GPIO_SetPinOutLow, 158	Chip_I2CS_Enable, 182
Chip GPIO SetPinState, 159	Chip_I2CS_EnableSlaveAddr, 182
Chip_GPIO_SetPinToggle, 159	Chip_I2CS_EnableSlaveAddr, 182 Chip_I2CS_GetSlaveAddr, 182
omp_or ro_oetrirroggie, ros	omp_izoo_detolavertuul, 102

Chip_I2CS_GetSlaveMatchIndex, 182	DMA_TRIGSRC_T, 194
Chip_I2CS_GetSlaveState, 183	DMATRIG_ADC0_SEQA_IRQ, 194
Chip_I2CS_GetStatus, 183	DMATRIG_ADC0_SEQB_IRQ, 194
Chip_I2CS_IsSlaveDeSelected, 183	DMATRIG OUTMUX0, 195
Chip_I2CS_IsSlavePending, 183	DMATRIG_OUTMUX1, 195
Chip_I2CS_IsSlaveSelected, 184	DMATRIG_OUTMUX2, 195
Chip_I2CS_ReadByte, 184	DMATRIG OUTMUX3, 195
Chip_I2CS_SetSlaveAddr, 184	DMATRIG_PININTO, 195
Chip I2CS SetSlaveQual0, 185	DMATRIG PININT1, 195
Chip_I2CS_SlaveContinue, 185	DMATRIG_PININT2, 195
Chip_I2CS_SlaveDisableDMA, 185	DMATRIG_PININT3, 195
Chip_I2CS_SlaveEnableDMA, 186	DMATRIG SCT0 DMA0, 194
• — —	
Chip_I2CS_SlaveNACK, 186	DMATRIG_SCT0_DMA1, 194
Chip_I2CS_WriteByte, 186	DMATRIG_TIMERO_MATCH1, 104
Chip_I2CS_XferHandler, 187	DMATRIG_TIMERO_MATCH1, 194
I2CSlaveXferDone, 180	DMATRIG_TIMER1_MATCH0, 194
I2CSlaveXferRecv, 180	DMATRIG_TIMER2_MATCH0, 194
I2CSlaveXferSend, 180	DMATRIG_TIMER2_MATCH1, 194
I2CSlaveXferStart, 181	DMATRIG_TIMER3_MATCH0, 195
CHIP: LPC5411X IOCON register block and driver, 188	DMATRIG_TIMER4_MATCH0, 195
Chip_IOCON_PinMux, 192	DMATRIG_TIMER4_MATCH1, 195
Chip_IOCON_PinMuxSet, 192	FREQ_MEAS_MAIN_CLK, 195
Chip_IOCON_SetPinMuxing, 192	FREQMSR_32KHZOSC, 195
IOCON_ANALOG_EN, 189	FREQMSR_CLKIN, 195
IOCON_CLKDIV, 189	FREQMSR_FRO12MHZ, 195
IOCON_DIGITAL_EN, 189	FREQMSR_PIO0_20, 195
IOCON FASTI2C EN, 189	FREQMSR PIO0 24, 195
IOCON FUNCO, 189	FREQMSR PIO0 4, 195
IOCON_FUNC1, 189	FREQMSR_PIO1_4, 195
IOCON_FUNC2, 189	FREQMSR_SRC_T, 195
IOCON_FUNC3, 189	FREQMSR_WDOSC, 195
IOCON_FUNC4, 189	CHIP: LPC5411X M0 core CMSIS include file, 197
IOCON_FUNC5, 189	CHIP: LPC5411X M0 core Cortex CMSIS definitions,
IOCON_FUNC6, 190	198
IOCON_FUNC7, 190	CM0PLUS_REV, 198
IOCON_GPIO_MODE, 190	MPU_PRESENT, 198
IOCON_HYS_EN, 190	NVIC_PRIO_BITS, 198
IOCON I2C SLEW, 190	VTOR PRESENT, 199
IOCON_INPFILT_OFF, 190	Vendor_SysTickConfig, 198
IOCON_INPFILT_ON, 190	ADC0_SEQA_IRQHandler, 199
IOCON_INV_EN, 190	ADC0_SEQA_IRQn, 199
IOCON MODE INACT, 190	ADC0_SEQB_IRQHandler, 199
IOCON_MODE_PULLDOWN, 191	ADC0_SEQB_IRQn, 199
IOCON_MODE_PULLUP, 191	ADC0_SEQB_ITIQIT, 199  ADC0_THCMP_IRQHandler, 199
IOCON_MODE_REPEATER, 191	ADC0_THCMP_IRQn, 199
IOCON_OPENDRAIN_EN, 191	SCT_IRQHandler, 199
IOCON_S_MODE, 191	SCT_IRQn, 199
IOCON_S_MODE_0CLK, 191	TIMERO_IRQHandler, 199
IOCON_S_MODE_1CLK, 191	TIMERO_IRQn, 199
IOCON_S_MODE_2CLK, 191	TIMER1_IRQHandler, 200
IOCON_S_MODE_3CLK, 191	TIMER1_IRQn, 200
IOCON_STDI2C_EN, 192	TIMER2_IRQHandler, 200
CHIP: LPC5411X Input Mux Registers and Driver, 194	TIMER2_IRQn, 200
Chip_INMUX_PinIntSel, 195	TIMER3_IRQHandler, 200
Chip_INMUX_SetDMAOutMux, 195	TU (TD - 1D 0
Chip_INMUX_SetDMATrigger, 196	TIMER3_IRQn, 200
. — — — — — — — — — — — — — — — — — — —	TIMER4_IRQHandler, 200
Chip_INMUX_SetFreqMeasRefClock, 196 Chip_INMUX_SetFreqMeasTargClock, 196	

Chip_MRT_GetInterval, 218	CHIP: LPC5411X M4 core Cortex CMSIS definitions,	Chip_MRT_GetIntPending, 218
FPU_PRESENT, 202MPU_PRESENT, 202NVIC PRIO BITS, 202NVIC PRIO BITS, 202Vondor SysTickConfig, 202ADOO_SEOA_IROAnadler, 203ADOO_SEOA_IROAnadler, 203ADOO_SEOA_IROAnadler, 203ADOO_SEOB_IROAn, 203ADOO_SEOB_IROAn, 203ADOO_THCMP_IROA, 203ADOO_THCMP_IROA, 203ADOO_THCMP_IROA, 203ADOO_THCMP_IROA, 203SCT_IROAnadler, 203SCT_IROA, 203SCT_IROANADLE, 204SCT_IROANADLE, 204SCT_IROANADLE, 204SCT_IROANADLE, 204SCT_IROANADLE, 204SCT_IROANADLE, 204SCT_IROANADLE, 206SCT_IROANADLE, 206	202	Chip_MRT_GetIntPendingByChannel, 218
FPU_PRESENT, 202MPU_PRESENT, 202NVIC PRIO_BITS, 202NVIC PRIO_BITS, 202Vondor_SysTickConfig, 202ADCO_SEOA_IROHandler, 203ADCO_SEOA_IROHandler, 203ADCO_SEOA_IROHandler, 203ADCO_SEOB_IROHandler, 203ADCO_SEOB_IROHandler, 203ADCO_SEOB_IROHandler, 203ADCO_THCMP_IROH_203ADCO_THCMP_IROH_203ADCO_THCMP_IROH_203SCT_IROHandler, 203SCT_IROHandler, 203SCT_IROHandler, 203SCT_IROHandler, 203SCT_IROHandler, 203SCT_IROHandler, 203SCT_IROHandler, 203TIMERO_IROH_203TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_204TIMERO_IROH_206TIMERO_IROH_206TIMERO_IROH_206Chip_MBOX_Definit, 206Chip_MBOX_Definit, 206Chip_MBOX_Definit, 208Chip_MBOX_SetMutex, 206Chip_MBOX_SetMutex, 206Chip_MBOX_SetMutex, 206Chip_MBOX_SetValue, 208Chip_MBOX_SetValue, 206Chip_MBOX_SetValue, 206Chip_	CM4_REV, 202	Chip_MRT_GetInterval, 218
MPU_PRESENT_202NVC_PRIO_BITS_202Vendor_SysTickConfig_202 ADCO_SEQA_IRON_203 ADCO_SEQA_IRON_203 ADCO_SEQB_IROHandler, 203 Chip_MRT_Init_219 Chip_MRT_lint_219 Chip_MRT_lint_111 Chip_MRT_lint_lint_217 Chip_MRT_lint_111 Chip_MRT_lint_lint_218 Chip_UTICK_lint_1119 Chip_MRT_lint_111 Chip_MRT_lint_		Chip MRT GetMode, 219
NVIC PRIO BITS, 202  Vendor, SysTickConfig, 202  ADC0, SEQA, IROHandier, 203  ADC0, SEQB, IROHandier, 203  Chip, MRT, IntiPending, 220  Chip, MRT, IntiPending, 220  Chip, MRT, IntiPending, 220  Chip, MRT, Ishopsshithdode, 220  Chip, Clock, GetSystemPLL, 231  Chip, MRT, GetStilde, 211  Chip, MRT, GetStilde, 211  Chip, MRT, GetStilde, 212  Chip, MRT, Ishopsshithdode, 220  Chip, Clock, SetUpSystemPLL, 231  Chip, MRT, GetIdleChannel, 216  Chip, MRT, GetIdleChann	MPU PRESENT, 202	• — —
Vendor_SysTicKContig_202	<del></del>	• •
ADC0_SEGA_IROHandler, 203 ADC0_SEGA_IROHandler, 203 ADC0_SEGB_IROHandler, 203 ADC0_SEGB_IROHandler, 203 ADC0_SEGB_IROHandler, 203 Chip_MRT_IsOneShotMode, 220 Chip_MRT_Sentended, 220 Chip_MRT_Sentended, 220 Chip_MRT_SetIbresalded, 221 Chip_UTICK_SetTick, 212 Chip_UTICK_SetTick, 213 Chip_Clock_SetSystemPLLSource, 230 Chip_Clock_Set		. — — —
ADCO_SEGA_IROn, 203 ADCO_SEGB_IROn, 203 ADCO_SEGB_IROn, 203 ADCO_THCMP_IROHandler, 203 ADCO_THCMP_IROHandler, 203 ADCO_THCMP_IROH_203 Chip_MRT_IsRepeatMode, 220 Chip_MRT_IsRepeatMode, 220 Chip_MRT_IsRepeatMode, 220 Chip_MRT_SetDisabled, 221 Chip_MRT_CHI, 215 LPC_MRT_SetDisabled, 221 Chip_MRT_CHI, 215 LPC_MRT_CHI, 215 LPC_MRT_CHIP_CHIP LPC_MRT_CHI, 215 LPC_MRT_CHIP, 215 LPC_MRT_CHIP, 215 LPC_MRT_CHIP, 215 LPC_MRT_CHIP, 215 LPC_MRT_CHIP, 215 LPC_MRT_CHIP, 216 LPC_MRT_CHIP, 215 LPC_MRT_SetDised, 221 LPC_MRT_CHIP, 215 LPC_MRT_SetDised, 221 LPC_MRT_	<del>-</del>	
ADC0_SEOB_IROH_andler, 203 ADC0_SEOB_IROH_203 ADC0_THCMP_IROHandler, 203 ADC0_THCMP_IROHandler, 203 ADC0_THCMP_IROHandler, 203 Chip_MRT_setpaetMode, 220 Chip_MRT_SetIbisabled, 221 Chi		• — —
ADC0_SEGB_IROn, 203 ADC0_THCMP_IROHandler, 203 ADC0_THCMP_IROn, 203 SCT_IROHandler, 203 SCT_IROHandler, 203 SCT_IROHandler, 203 Chip_MRT_SetInsabled, 221 Chip_MRT_SetInabled, 221 Chip_MRT_SetInlerval, 221 Chip_MRT_SetInabled, 221 Chip_MRT_CHI, 215 LPC_MRT_CHI, 215		· — — —
ADC0_THCMP_IRQn, 203 AC0_THCMP_IRQn, 203 SCT_IRQMandler, 203 SCT_IRQn 204 SCT_IRQn 206 SCT_IRQn 204 SCT_IRQn		• — —
ADCO_THCMP_IRCn, 203  SCT_IRQhandler, 203  SCT_IRQhandler, 203  TIMERO_IRQhandler, 203  TIMERO_IRQhandler, 203  TIMERO_IRQhandler, 203  TIMERO_IRQhandler, 203  TIMERI_IRQhandler, 203  TIMERI_IRQhandler, 203  TIMERI_IRQhandler, 204  TIMERI_IRQhandler, 206  CHIP.: LPCSAI11X Mailbox M4/M0+ driver, 205  Chip_MBOX_ClearValueBits, 206  Chip_MBOX_GetValue, 206  Chip_MBOX_GetValue, 206  Chip_MBOX_SetValue, 208  Chip_MBOX_CMA, 205  MAILBOX_CMA, 206		
SCT_IROH.andler, 203 SCT_IROn, 203 SCT_IROn, 203 Chip_MRT_SetInterval, 221 Chip_MRT_Chi, 215 IMERO_IROn, 203 IMERO_IROn, 203 IMERO_IROn, 204 IMERO_IRON, 206 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_GetMutex, 206 Chip_MBOX_GetMutex, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_SetValueBits, 208 Chip_MBOX_SetValueBits, 208 Chip_MBOX_SetValueBits, 209 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMM, 205 MAILBOX_CMM, 205 MAILBOX_CMM, 205 MAILBOX_CMM, 205 MAILBOX_CMM, 205 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetFick, 212 Chip_UTICK_GetFick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTolay, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 2		• — — •
SCT_IROn, 203 TIMERO_IROHandler, 203 TIMERO_IRON, 203 TIMERI_IROHandler, 203 TIMERI_IROHandler, 204 TIMERI_IROHandler, 204 TIMERI_IROHandler, 204 TIMERI_IROHandler, 204 TIMERI_IRON, 204 TIMERI_IROHandler, 204 TIMERI_IRON, 205 Chip_MBOX_GetWatueBits, 206 Chip_MBOX_GetWatueRits, 206 Chip_MBOX_GetWatue, 206 Chip_MBOX_GetVatue, 206 Chip_MBOX_GetVatue, 208 Chip_MBOX_SetWatue, 208 Chip_MBOX_SetVatue, 208 Chip_MBOX_SetVatue, 208 Chip_MBOX_SetVatue, 208 Chip_MBOX_SetVatue, 208 TIMERI_IRON, 205 MAILBOX_CMOPLUS, 206 MAILBOX_CMOPLUS, 206 MAILBOX_CMOPLUS, 206 MAILBOX_CMOPLUS, 206 MAILBOX		• — —
TIMERO_IROHandler, 203 TIMERI_IROHandler, 203 TIMERI_IROHandler, 203 TIMERI_IROHandler, 204 TIMER2_IROHandler, 204 TIMER2_IROHandler, 204 TIMER2_IROHandler, 204 TIMER3_IROHandler, 204 TIMER3_IROHandler, 204 TIMER3_IROHandler, 204 TIMER3_IROHandler, 204 TIMER3_IROHandler, 204 TIMER4_IROHandler, 204 TIMER4_IROHandler, 204 TIMER4_IROHandler, 204 TIMER4_IROHandler, 204 TIMER4_IROHANDLE, 206 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_SetValue, 206 Chip_MBOX_SetValue, 206 Chip_MBOX_SetValue, 206 Chip_MBOX_SetValueBits, 209 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 CHIP_LPC5411X Micro Tick driver, 210 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 212 Chip_UTICK_GetStatus, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_STATUS_IMASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 Chip_MRT_CelearIntPending, 217 Chip_MRT_GetIdelChannel, 218  Chip_MRT_GetIdelChannel, 218  Chip_MRT_GetIdelChannel, 218  Chip_Clock_DUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227		•
TIMERO_IROn, 203 TIMER1_IROHandler, 203 TIMER1_IROH_204 TIMER2_IRQHandler, 204 TIMER2_IRQHandler, 204 TIMER2_IRQHandler, 204 TIMER3_IRQn, 204 TIMER3_IRQh_204 TIMER3_IRQh_204 TIMER3_IRQh_204 TIMER4_IRQhandler, 204 TIMER4_IRQh_204 TIMER4_IRQh_205 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_CelevAlue, 206 Chip_MBOX_CelevAlue, 206 Chip_MBOX_SetWalue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 TIMER4_IRQh_205 MAILBOX_CM4, 205 MAILBOX_CM4, 205 MAILBOX_CM4, 205 MAILBOX_CM4, 205 MBOX_IDX_T, 205 CHIP: LPC5411X Milror Tick driver, 210 Chip_UTICK_Delnit, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_SetTick, 212 Chip_UTICK_SetTick, 212 Chip_UTICK_SetTick, 212 Chip_UTICK_SetTick, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetElabled, 218		• — —
TIMER1_IROHandler, 203 TIMER1_IROH, 204 TIMER2_IROHandler, 204 TIMER2_IROHandler, 204 TIMER2_IROHandler, 204 TIMER2_IROHandler, 204 TIMER3_IROHandler, 204 TIMER3_IROHandler, 204 TIMER4_IROHandler, 204 TIMER4_IROHANDLE, 206 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Geltvalue, 208 Chip_MBOX_Geltvalue, 208 Chip_MBOX_Seltvalue, 208 Chip_MBOX_Seltvalue, 208 Chip_MBOX_SeltvalueBits, 209 MAILBOX_CMOPLUS, 205 MAILBOX_CMIP_SELTION Chip_UTICK_Delnit, 211 Chip_UTICK_Delnit, 211 Chip_UTICK_GelStatus, 211 Chip_UTICK_GelStatus, 211 Chip_UTICK_GelTick, 212 Chip_UTICK_GelTick, 212 Chip_UTICK_SelTick, 212 Chip_UTICK_SelDelayMs, 212 Chip_UTICK_SelTick, 213 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetIcleChannel, 218  LPC_MRT_CHAN_215 LPC_MRT_CH3, 215 LPC_MRT_CH3, 216 MRT2_INTHAL, 216 MRT_SITH_MRTLAG, 216 MRT_INTHAL_QLAD MRT_DLIP_UTICALLE MRT_SITH_MRTLAG, 216 MRT_INTHAL_QLAD MRT_MASK, 216 MRT_CH		. — —
TIMER1_IRQn, 204 TIMER2_IRQhandler, 204 TIMER3_IRQhandler, 204 TIMER3_IRQn, 204 TIMER3_IRQn, 204 TIMER3_IRQn, 204 TIMER4_IRQhandler, 204 TIMER4_IRQhandler, 204 TIMER4_IRQhandler, 204 TIMER4_IRQhandler, 204 TIMER4_IRQn, 205 Chip_MBOX_Celearlute, 206 Chip_MBOX_Celvalue, 206 Chip_MBOX_Celvalue, 206 Chip_MBOX_Selvalue, 208 Chip_MBOX_Selvalue, 208 Chip_MBOX_Selvalue, 208 TMRT_MODE_ONESHOT, 217 TMRT_MODE_T, 216 MRT_INTAL_UX_LIC, 216 MRT_INTAL_UX_LIC, 216 MRT_INTAL_UX_LIC, 216 MRT_INTAL_UX_LIC, 216 MRT_INTAL_UX_LIC, 216 MRT_MODE_T, 217 TMRT_MODE_T, 216 MRT_MODE_T, 217 TMRT_MODE_T, 216 MRT_MODE_T, 216 MRT_MODE_T, 216 MRT_MODE_T, 216 MRT_MODE_T, 216 MRT		
TIMER2_IRQn, 204 TIMER3_IRQn, 204 TIMER3_IRQn, 204 TIMER3_IRQn, 204 TIMER4_IRQn lender, 204 TIMER4_IRQn lender, 204 TIMER4_IRQn lender, 204 TIMER4_IRQn according lender, 205 TIMER4_IRQn, 204 MRT2_INTFLAG, 216 MRT3_INTFLAG, 216 MRT_CHANNELS_NUM, 216 MRT_CHANNELS_NUM, 216 MRT_INTVAL_INDER_MASK, 216 MRT_INTVAL_LOAD, 216 MRT_INTVAL_LOAD, 216 MRT_INTVAL_LOAD, 216 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_T, 217 TIMER4_IRQn, 204 MRT_STAT_INTFLAG, 216 MRT_STAT_INTFLAG, 216 MRT_STAT_RUNNING, 216 MRT_STAT_RUNNING, 216 MRT_STAT_RUNNING, 216 MRT_STAT_RUNNING, 216 MRT_STAT_RUNNING, 216 MRT_INTFLAG, 216 MRT_MODE_REPEAT, 217 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLLDoutFromSetup, 229 Chip_Clock_SetUpSystemPLLDoutFromSetup, 229 Chip_Clock_SetUpSystemPLLDoutFromSetup, 229 Chip_Clock_SetUpSystemPLLDoutFromSetup, 229 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_231 Chip_Clock_SetUpSystemPLL_232 Chip_Clock_SetUpSystem		— — ·
TIMER2_IRQn, 204 TIMER3_IRQhandler, 204 TIMER3_IRQn, 204 TIMER4_IRQn 204 TIMER4_IRQn, 206 TIMER4_IRQn, 216 TIMER4_IRQhale TIMER4_IRQn, 216 TIM		
TIMER3_IRQHandler, 204 TIMER4_IRQhandler, 204 MRT2_INTFLAG, 216 MRT_CTRL_INTEN_MASK, 216 MRT_CTRL_INTEN_MASK, 216 MRT_CTRL_INTEN_MASK, 216 MRT_INTVAL_IVALUE, 216 MRT_INTVAL_IVALUE, 216 MRT_INTVAL_IVALUE, 216 MRT_INTVAL_IVALUE, 216 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 CHIPS_LPC5411X MIITO TICK driver, 210 CHIPS_TSYSCON_PLLCLKSRC_T, 227 CHIPS_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 CHIPS_LPC5411X Multi-Rate Timer driver, 214 Chip_LOck_SetSystemPLLSource, 230 Chip_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetStoredPLCLOckRate, 228 Chip_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetStoredPLCLOckRate, 226 CHIPS_UTICK_DELAY_MASK, 210 UTICK_STATUS_MASK, 211 Chip_Clock_SetStoredPLLClockRate, 230 Chip_Clock_SetUpSystemPLLPrec, 231 Chip_Clock_Set		
TIMER4_IRQn, 204 TIMER4_IRQn, 204 TIMER4_IRQn, 204 TIMER4_IRQn, 204 CHIP: LPC5411X Mailbox M4/M0+ driver, 205 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_GetMutex, 206 Chip_MBOX_GetWalue, 206 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 MRT_INTVAL_LOAD, 216 MRT_MODE_NESHOT, 217 MRT_MODE_NESHOT, 217 MRT_MODE_NESHOT, 217 MRT_MODE_T, 217 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_MASK, 210 UTICK_STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetElabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218  MRT2_INTFLAG, 216 MRT_CTRL_MODE_MASK, 216 MRT_CTRL_MOSE, 216 MRT_INTVAL_LOAD, 216 MRT_INTVAL_LOAD, 216 MRT_INTVAL_LOAD, 216 MRT_MODE_ORESHOT, 217 MRT_MODE_REPEAT, 217 Chip_LRC_Adata, 228 MRT_MODE_ONESHOT, 217 Chip_LRC_Adata, 228 MRT_MODE_ONESHOT, 217 Chip_LRC_Adata, 228 MRT_MODE_Adata, 228 MRT		<u> </u>
TIMER4_IRQhandler, 204 TIMER4_IRQn, 204 CHIP: LPC5411X Mailbox M4/M0+ driver, 205 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_GetWalue, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_SetValue, 206 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 MAILBOX_CAVAIL, 205 MAILBOX_CMA, 205 MAILBOX_CMA, 205 MAILBOX_CMA, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMA, 205 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_INTR, 211 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218  MRT_EINTFLAG, 216 MRT_INTVAL_IVALUE, 216 MRT_CHANNELS_NUM, 216 MRT_CTRL_MODE_MASK, 216 M		
TIMER4_IRQn, 204  CHIP: LPC5411X Mailbox M4/M0+ driver, 205  Chip_MBOX_ClearValueBits, 206  Chip_MBOX_Delnit, 206  Chip_MBOX_GetMutex, 206  Chip_MBOX_GetValue, 206  Chip_MBOX_GetValue, 206  Chip_MBOX_SetValue, 208  Chip_MBOX_SetValue, 208  Chip_MBOX_SetValue, 208  Chip_MBOX_SetValue, 208  Chip_MBOX_SetValue, 208  Chip_MBOX_SetValue, 205  MAILBOX_CM0PLUS, 205  MAILBOX_CM0PLUS, 205  MAILBOX_CM0PLUS, 205  MAILBOX_CMOPLUS, 205  Chip_UTICK_ClearInterrupt, 211  Chip_UTICK_GetStatus, 211  Chip_UTICK_GetTick, 212  Chip_UTICK_GetTick, 212  Chip_UTICK_SetDelayMs, 212  Chip_UTICK_SetTick, 213  UTICK_CTRL_DELAY_MASK, 210  UTICK_STATUS_MTR, 211  Chip_MRT_CREIDANSK, 211  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_CREIDANSK, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetEnabled, 218  MRT_CTRL_NDM. MRT_CTRL_NDM. MRT_CTRL_NDMSK, 216  MRT_CTRL_NDMSK, 216  MRT_CTRL_MODE_IASUM, MRT_CTRL_MOSK, 216  MRT_CTRL_MODE_MASK, 216  MRT_CTRL_MODE_MASK, 216  MRT_CTRL_MODE_MASK, 216  MRT_CTRL_MODE_DAMSK, 216  MRT_INTVAL_IVALUE, 216  MRT_INTTAL_IVAL_IVALUE, 216  MRT_INT		
CHIP: LPC5411X Mailbox M4/M0+ driver, 205 Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_GetMutex, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_Init, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValueBits, 209 MAILBOX_AVAIL, 205 MAILBOX_CM0PLUS, 205 MAILBOX_CM4, 205 MBOX_IDX_T, 205 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_Delnit, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 212 Chip_UTICK_GetStatus, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_MASK, 211 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetIdleChannel, 218  MRT_CTRL_INTEN_MASK, 216 MRT_INTVAL_IVALUE, 216 MRT_MODE_REPEAT, 217 MRT_MODE_CNESHOT, 217 CHIP_SHOP_AND, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_INTVAL_IVALUE, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_INTVAL_IVALUE, 216 MRT_INTVAL_IVALUE, 216 MRT_INTVAL_IVALUE, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOTH	<del>-</del>	<del>-</del> · · · · ·
Chip_MBOX_ClearValueBits, 206 Chip_MBOX_Delnit, 206 Chip_MBOX_GettMutex, 206 Chip_MBOX_GettValue, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_Init, 208 Chip_MBOX_Init, 208 Chip_MBOX_SetWutex, 208 Chip_MBOX_SetWutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 209 MAILBOX_SetValue, 209 MAILBOX_SetValue, 209 MAILBOX_AVAIL, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMA, 205 MAILBOX_CM4, 205 MAILBOX_CM4, 205 MAILBOX_CM5, 205 MAILBOX_CM6, 205 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_GetEnabled, 217 Chip_MRT_GetElabled, 218  MRT_CTRL_MODE_MARK, 216 MRT_INTAL_MODE_MASK, 216 MRT_INTAL_LOAD, 217 MRT_MODE_CNAD, 216 MRT_MODE_NEXHOTAL MRT_MODE_NEXHOTAL MRT_MODE_NEXHOTAL MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_INTAL_LOAD, 216 MRT_INTAL_LOAD, 216 MRT_INTAL_LOAD, 216 MRT_INTAL_LOAD, 216 MRT_INTAL_LOAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_INTAL_LOAD, 216 MRT_INTAL_LOAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 216 MRT_INTAL_LOAD, 216 MRT_MODE_CNAD, 216 MRT_INTAL_LOAD, 216 MRT_MODE_CNAD, 216 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 217 MRT_MODE_CNAD, 216 MRT_MT_MODE_CNAD, 216 MRT_INTAL_LOAD, 216 MRT_MOD		<del>-</del>
Chip_MBOX_Delnit, 206 Chip_MBOX_GetWutex, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_Init, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 MRT_MODE_ONESHOT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_T, 217 MRT_MODE_ONESHOT, 216 MRT_STAT_INTFLAG, 216 MRT_MODE_ONESHOT, 216 MRT_MODE_ONESHOT, 217 Chip_UTICK_GetSiatue, 208 MRT_INTVAL_IVAL_UE, 216 MRT_MODE_ONESHOT, 217 Chip_MRT_GetIdleChannel, 218 MRT_MODE_ONESHOT, 217 Chip_MRT_GetIdleChannel, 218 MRT_MODE_ONESHOT, 217 Chip_MRT_GetIdleChannel, 218 MRT_MODE_ONESHOT, 217 Chip_MRT_GetIdleChannel, 218 MRT_MODE_ONESHOT MRT_MODE_CHAN MRT_MODE_CERTOR MRT_		
Chip_MBOX_GetMutex, 206 Chip_MBOX_GetValue, 206 Chip_MBOX_Init, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 MRT_MODE_REPEAT, 217 MRT_MODE_T, 217 MRT_MODE_NEMT_L10 MRT_MODE_NEMT_L10 MRT_MODE_NEMT_MRT_MRT_MODE_NEMT_MRT_MRT_MODE_NEMT_MRT_MRT_MODE_NEMT_MRT_MRT_MRT_MRT_MRT_MRT_MRT_MRT_MRT_M	• — —	
Chip_MBOX_GetValue, 206 Chip_MBOX_Init, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValueBits, 209 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 217 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_T, 217 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 216 MRT_MODE_T, 217 CHIP_LOE_CHANNEL, 216 MRT_MODE_T, 217 CHIP_LOE_CHANNEL, 216 MRT_MODE_T, 217 CHIP_LCHANNEL, 216 MRT_MODE_T, 217 CHIP_LCHANNEL, 216 MRT_MODE_CNESHOT, 217 CHIP_LCHANNEL, 216 MRT_MODE_CNESHOPL, 216 MRT_MODE_CREMANLEL, 216 MRT_MODE_CR	• — —	
Chip_MBOX_Init, 208 Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValueBits, 209 MRT_MODE_T, 217 Chip_MBOX_SetValueBits, 209 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_T, 217 MRT_MODE_CNESHOT, 216 MRT_MODE_CNESHOT, 217 MRT_MODE_CREPEAT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHON, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHOT, 217 MRT_MODE_CNESHON, 216 MRT_MODE_CNESHONEL, 216 MRT_NO_IDLE_CHANNEL, 216 MRT_NO_IDLE_CHANNEL, 216 MRT_STAT_INTFLAG, 216 MRT_STAT_INTFL	. — —	
Chip_MBOX_SetMutex, 208 Chip_MBOX_SetValue, 208 Chip_MBOX_SetValueBits, 209 MAILBOX_AVAIL, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CM4, 205 MBOX_IDX_T, 205 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_GetIdleChannel, 217 Chip_MRT_GetIdleChannel, 218  MRT_MODE_REPEAT, 217 MRT_MODE_REPEAT, 216 MRT_MODE_T, 217 MRT_MODE_REPEAT, 216 MRT_STAT_INTFLAG, 216 MRT_STAT_INTFLAG	• — —	
Chip_MBOX_SetValue, 208 Chip_MBOX_SetValueBits, 209 MAILBOX_AVAIL, 205 MAILBOX_CMOPLUS, 205 MAILBOX_CMA, 205 MBOX_IDX_T, 205 CHIP: LPC5411X PILL Driver, 224 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_GetStatus, 211 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 CHIP_LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_GetIdleChannel, 218  MRT_NODE_T, 217 MRT_NO_IDLE_CHANNEL, 216 MRT_STAT_INTFLAG, 216 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_Clock_SetSystemPLLLocked, 229 Chip_Clock_SetUpSystemPLLSource, 230 Chip_Clock_SetUpSystemPLLSource, 230 Chip_Clock_SetUpSystemPLLData, 230 Chip_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLLPrec, 231 PLL_CONFIGFLAG_USEINRATE, 226 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetEnabled, 217 PLL_ERROR_INPUT_TOO_HIGH, 227 Chip_MRT_GetEnabled, 217 PLL_ERROR_OUTPUT_TOO_HIGH, 227 Chip_MRT_GetEnabled, 218	• — —	
Chip_MBOX_SetValueBits, 209  MAILBOX_AVAIL, 205  MAILBOX_CMOPLUS, 205  MAILBOX_CM4, 205  MAILBOX_CM4, 205  MBOX_IDX_T, 205  CHIP: LPC5411X Micro Tick driver, 210  Chip_UTICK_ClearInterrupt, 211  Chip_UTICK_GetStatus, 211  Chip_UTICK_GetTick, 212  Chip_UTICK_Halt, 212  Chip_UTICK_SetDelayMs, 212  Chip_UTICK_SetDelayMs, 212  Chip_UTICK_STATUS_MASK, 210  UTICK_STATUS_MASK, 211  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_GetIdleChannel, 218  MRT_NO_IDLE_CHANNEL, 216  MRT_STAT_INTFLAG, 216  MRT_STAT_LAG, 216  MRT_STAT_INTFLAG, 216  MRT_STAT_LAG, 216  Chip_Clock_SetSystemPLLCotcok, 228  Chip_Clock_SetBystemPLLDelock, 229  Chip_Clock_Set	• — —	
MAILBOX_AVAIL, 205  MAILBOX_CMOPLUS, 205  MAILBOX_CM4, 205  MAILBOX_CM4, 205  MAILBOX_CM4, 205  MBOX_IDX_T, 205  CHIP: LPC5411X Micro Tick driver, 210  Chip_UTICK_ClearInterrupt, 211  Chip_UTICK_Delnit, 211  Chip_UTICK_GetStatus, 211  Chip_UTICK_GetTick, 212  Chip_UTICK_GetTick, 212  Chip_UTICK_Halt, 212  Chip_UTICK_SetDelayMs, 212  Chip_UTICK_SetDelayMs, 212  Chip_UTICK_SetTick, 213  UTICK_CTRL_DELAY_MASK, 210  UTICK_STATUS_ACTIVE, 210  UTICK_STATUS_MASK, 211  CHIP_SYSCON_PLLCLKSRC_T, 227  CHIP_SYSCON_PLLCLKSRC_T, 227  CHIP_SYSCON_PLLCLKSRC_T, 227  CHIP_SYSCON_PLLCLCIOCKRATE, 228  CHIP_Clock_GetStoredPLLClockRate, 228  Chip_UTICK_GetTick, 211  Chip_Clock_GetSystemPLLLOtClockRate, 228  Chip_UTICK_SetDelayMs, 212  Chip_Clock_SetBypassPLL, 229  Chip_UTICK_SetTick, 213  UTICK_CTRL_DELAY_MASK, 210  UTICK_STATUS_ACTIVE, 210  UTICK_STATUS_MASK, 211  Chip_Clock_SetUpSystemPLLData, 230  Chip_Clock_SetUpSystemPLLPrec, 231  UTICK_STATUS_MASK, 211  Chip_Clock_SetUpSystemPLLPrec, 231  PLL_CONFIGFLAG_USEINRATE, 226  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_ClearIntPending, 217  PLL_ERROR_INPUT_TOO_HGH, 227  Chip_MRT_GetIdleChannel, 218  PLL_ERROR_OUTPUT_TOO_LOW, 227	. — — —	MRT_MODE_T, 217
MAILBOX_CMOPLUS, 205 MAILBOX_CM4, 205 MAILBOX_CM4, 205 MBOX_IDX_T, 205 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ ClearInterrupt, 211 Chip_UTICK_ DeInit, 211 Chip_UTICK_ GetStatus, 211 Chip_UTICK_ GetStatus, 211 Chip_UTICK_ GetTick, 212 Chip_UTICK_ Halt, 212 Chip_UTICK_ Halt, 212 Chip_UTICK_ SetDelayMs, 212 Chip_UTICK_ SetTick, 213 UTICK_ CTRL_ DELAY_MASK, 210 UTICK_ STATUS_ACTIVE, 210 UTICK_ STATUS_MASK, 211 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X PLL Driver, 224 Chip_UTICK_ SetDelayMs, 212 Chip_UTICK_ SetDelayMs, 212 Chip_UTICK_ SetDelayMs, 212 Chip_UTICK_ SetTick, 213 UTICK_ CTRL_ DELAY_MASK, 210 UTICK_ CTRL_ DELAY_MASK, 210 UTICK_ STATUS_ACTIVE, 210 UTICK_ STATUS_ACTIVE, 211 UTICK_ STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ ClearIntPending, 217 Chip_MRT_ DeInit, 217 Chip_MRT_ GetEnabled, 217 Chip_MRT_ GetEnabled, 217 Chip_MRT_ GetIdleChannel, 218  MRT_STAT_RUNNING, 216 MRTn_INTFLAG, 217 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X PLL Driver, 224 Chip_Clock_ GetSystemPLLClockRate, 228 Chip_Clock_ SetSystemPLLLOcked, 229 Chip_Clock_ SetSystemPLLLOcked, 229 Chip_Clock_ SetSystemPLLCocked, 229 Chip_Clock_ SetSystemPLLCocked, 229 Chip_Clock_ SetSystemPLLCocked, 229 Chip_Clock_ SetSystemPLLSource, 230 Chip_Clock_ SetSystemPLLSource, 230 Chip_Clock_ SetupSystemPLL 231 Chip_Clock_ SetupSystemPLL 231 Chip_Clock_ SetupSystemPLL 231 Chip_Clock_ SetupSystemPLL 226 PLL_ CONFIGFLAG_ USEINRATE, 226 PLL_ ERROR_ INPUT_ TOO_ HIGH, 227 PLL_ ERROR_ OUTPUT_ TOO_ LOW, 227	Chip_MBOX_SetValueBits, 209	
MAILBOX_CM4, 205 MBOX_IDX_T, 205 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X PLL Driver, 224 CHIP: LPC5411X PLL Driver, 224 CHIP_SYSCON_PLLCLKSRC_T, 227 Chip_UTICK_ClearInterrupt, 211 Chip_Clock_GetStoredPLLClockRate, 228 Chip_UTICK_Delnit, 211 Chip_Clock_GetSystemPLLInClockRate, 228 Chip_UTICK_GetStatus, 211 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 CHIP_SYSCON_PLLCLCKSRC_T, 227 Chip_Clock_GetSystemPLLLOckRate, 228 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_Clock_SetSystemPLLLocked, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetSystemPLLLockRate, 230 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_USEINRATE, 226 Chip_MRT_ClearIntPending, 217 PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_INPUT_TOO_LOW, 227 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 PLL_ERROR_OUTPUT_TOO_LOW, 227	MAILBOX_AVAIL, 205	
MBOX_IDX_T, 205  CHIP: LPC5411X PLL Driver, 224  CHIP: LPC5411X PLL Driver, 227  CHIP: LPC5411X PLL Driver, 224  CHIP: LPC5411X PLL Driver, 224  CHIP: LPC5411X PLL Driver, 224  CHIP: LPC5411X PLL Driver, 228  Chip_Clock_GetSystemPLLOickRate, 228  Chip_Clock_GetSystemPLLOutFromSetup, 229  Chip_Clock_SetBypassPLL, 229  Chip_Clock_SetBypassPLL, 229  Chip_Clock_SetSystemPLLCoked, 229  Chip_Clock_SetSystemPLLCoked, 229  Chip_Clock_SetSystemPLLCoked, 229  Chip_Clock_SetSystemPLLDoked, 230  Chip_Clock_SetSystemPLLDoked, 230  Chip_Clock_SetSystemPLLDoked, 230  Chip_Clock_SetSystemPLLDoked, 229  Chip_Clock_SetSystemPLLCoked, 229  Chip_Clock_SetSystemPLLTok_Coked, 229  Chip_Clock_SetBypassPLL, 229		MRT_STAT_RUNNING, 216
CHIP: LPC5411X Micro Tick driver, 210 Chip_UTICK_ClearInterrupt, 211 Chip_UTICK_Delnit, 211 Chip_Clock_GetStoredPLLClockRate, 228 Chip_UTICK_Delnit, 211 Chip_Clock_GetSystemPLLInClockRate, 228 Chip_UTICK_GetStatus, 211 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLLData, 230 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLCON_UPICT_TOO_HIGH, 227 Chip_MRT_GetIdeChannel, 218 Chip_Clock_SetUpSystemPLCON_UPICT_TOO_LOW, 227 Chip_Clock_SetUpSystemPLCON_UPICT_TOO_LOW, 227 Chip_Clock_SetUpSystemPLCON_UPICT_TOO_LOW, 227 Chip_Clock_SetUpSystemPLCON_UPICT_TOO_		MRTn_INTFLAG, 217
Chip_UTICK_ClearInterrupt, 211 Chip_Clock_GetStoredPLLClockRate, 228 Chip_UTICK_Delnit, 211 Chip_Clock_GetSystemPLLInClockRate, 228 Chip_UTICK_GetStatus, 211 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 Chip_Clock_SetUSystemPLLData, 230 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetUSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetUSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetUSYstemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetUSYstemPLLPrec, 231 Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_SetUSYstemPLCLOCKENAT Chip_Clock_Set		
Chip_UTICK_Delnit, 211 Chip_Clock_GetSystemPLLInClockRate, 228 Chip_UTICK_GetStatus, 211 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_UTICK_GetTick, 212 Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_GTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 CHIP_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 CHIP_Clock_SetUpSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 CHIP_Clock_SetUpSystemPLLPrec, 231 CHIP_LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetUpSystemPUT_TOO_LOW, 227 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetUpSystemPUT_TOO_LOW, 227 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetUpSystemPUT_TOO_LOW, 227 Chip_MRT_GetIdleChannel, 218	•	
Chip_UTICK_GetStatus, 211 Chip_Clock_GetSystemPLLOutClockRate, 228 Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_GetSystemPLLOutClockRate, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetBypassPLL, 229 Chip_Clock_SetPLLFreq, 229 Chip_Clock_SetSystemPLLClockRate, 230 Chip_Clock_SetSystemPLLSource, 230 Chip_Clock_SetSystemPLLSource, 230 Chip_Clock_SetupPLLData, 230 Chip_Clock_SetupPlLData, 230 Chip_Clock_SetupSystemPLL, 231 Chip_Clock_SetUpSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_INPUT_TOO_LOW, 227 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetUpSystemPLLT. PLL_ERROR_OUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_ClearInterrupt, 211	• = =
Chip_UTICK_GetTick, 212 Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_MASK, 211 Chip_Clock_SetBystemPLLClockRate, 230 UTICK_STATUS_MASK, 211 Chip_Clock_SetSystemPLLSource, 230 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLL, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_USEINRATE, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetSystemPLLOcked, 229 Chip_Clock_SetSystemPLLCook, 220 Chip_Clock_SetSystemPLLPrec, 230 Chip_Clock_SetSystemPLTrec, 230 Chip_Clock_SetSystemPLTrec, 230 Chip_Clock_SetSystemPLTrec, 230 Chip_Clock_SetSystemPLTrec, 231 Chip_Clock_SetSystemPLTrec, 231 Chip_Clock_SetSystemPLTrec, 231 Chip_Clock_SetSystemPLTrec, 231 Chip_Clock_SetSystemPLTrec, 231 Chip_Clock_Set	•	• - •
Chip_UTICK_Halt, 212 Chip_UTICK_Init, 212 Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetUpSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetupSystemPLLPrec, 231 PLL_ERROR_OUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_GetStatus, 211	· —
Chip_UTICK_Init, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 Chip_Clock_SetStoredPLLClockRate, 230 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLL, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_USEINRATE, 226 PLL_ERROR_INPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_GetTick, 212	
Chip_UTICK_SetDelayMs, 212 Chip_UTICK_SetTick, 213 Chip_Clock_SetStoredPLLClockRate, 230 UTICK_CTRL_DELAY_MASK, 210 UTICK_CTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLL, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetupSystemPLL, 231 Chip_Clock_SetupSystemPLT	Chip_UTICK_Halt, 212	Chip_Clock_IsSystemPLLLocked, 229
Chip_UTICK_SetTick, 213 UTICK_CTRL_DELAY_MASK, 210 Chip_Clock_SetSystemPLLSource, 230 UTICK_CTRL_REPEAT, 210 Chip_Clock_SetupPLLData, 230 UTICK_STATUS_ACTIVE, 210 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLL, 231 UTICK_STATUS_MASK, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetSystemPLLClockRate, 230 Chip_Clock_SetUpSystemPLLPrec, 231 PLL_CONFIGFLAG_INPUTLPREC, 231 PLL_CONFIGFLAG_USEINRATE, 226 PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_Init, 212	Chip_Clock_SetBypassPLL, 229
UTICK_CTRL_DELAY_MASK, 210  UTICK_CTRL_REPEAT, 210  UTICK_STATUS_ACTIVE, 210  UTICK_STATUS_INTR, 211  UTICK_STATUS_MASK, 211  Chip_Clock_SetupPLLData, 230  Chip_Clock_SetupSystemPLL, 231  Chip_Clock_SetupSystemPLL, 231  Chip_Clock_SetupSystemPLLPrec, 231  UTICK_STATUS_MASK, 211  PLL_CONFIGFLAG_FORCENOFRACT, 226  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_ClearIntPending, 217  Chip_MRT_DeInit, 217  Chip_MRT_DeInit, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetIdleChannel, 218  Chip_Clock_SetupSystemPLLPrec, 231  Chip_Clock_SetupSystemPLL, 231  Chip_Clock_SetupSystemPLLPrec, 231  PLL_CONFIGFLAG_FORCENOFRACT, 226  PLL_CONFIGFLAG_USEINRATE, 226  PLL_ERROR_INPUT_TOO_HIGH, 227  PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_SetDelayMs, 212	Chip_Clock_SetPLLFreq, 229
UTICK_CTRL_REPEAT, 210 UTICK_STATUS_ACTIVE, 210 Chip_Clock_SetupPLLData, 230 Chip_Clock_SetupSystemPLL, 231 UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_DeInit, 217 Chip_MRT_DeInit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 PLL_CONFIGFLAG_USEINRATE, 226 PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_UTICK_SetTick, 213	Chip_Clock_SetStoredPLLClockRate, 230
UTICK_STATUS_ACTIVE, 210  UTICK_STATUS_INTR, 211  UTICK_STATUS_INTR, 211  UTICK_STATUS_MASK, 211  Chip_Clock_SetupSystemPLL, 231  Chip_Clock_SetupSystemPLLPrec, 231  PLL_CONFIGFLAG_FORCENOFRACT, 226  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_ClearIntPending, 217  Chip_MRT_DeInit, 217  Chip_MRT_DeInit, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetIdleChannel, 218  Chip_Clock_SetupSystemPLL, 231  PLL_CONFIGFLAG_INPUT_TOO_LIOW, 227  PLL_ERROR_OUTPUT_TOO_LIOW, 227  PLL_ERROR_OUTPUT_TOO_LOW, 227	UTICK_CTRL_DELAY_MASK, 210	Chip_Clock_SetSystemPLLSource, 230
UTICK_STATUS_INTR, 211 UTICK_STATUS_MASK, 211 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 CHIP: LPC5411X Multi-Rate Timer driver, 214 Chip_MRT_ClearIntPending, 217 Chip_MRT_Delnit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218 Chip_Clock_SetupSystemPLLPrec, 231 PLL_CONFIGFLAG_FORCENOFRACT, 226 PLL_CONFIGFLAG_USEINRATE, 226 PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	UTICK_CTRL_REPEAT, 210	
UTICK_STATUS_MASK, 211  PLL_CONFIGFLAG_FORCENOFRACT, 226  CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_ClearIntPending, 217  Chip_MRT_DeInit, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetIdleChannel, 218  PLL_CONFIGFLAG_USEINRATE, 226  PLL_ERROR_INPUT_TOO_HIGH, 227  PLL_ERROR_OUTPUT_TOO_HIGH, 227  PLL_ERROR_OUTPUT_TOO_HIGH, 227	UTICK_STATUS_ACTIVE, 210	Chip_Clock_SetupSystemPLL, 231
CHIP: LPC5411X Multi-Rate Timer driver, 214  Chip_MRT_ClearIntPending, 217  Chip_MRT_DeInit, 217  Chip_MRT_GetEnabled, 217  Chip_MRT_GetIdleChannel, 218  PLL_CONFIGFLAG_USEINRATE, 226  PLL_ERROR_INPUT_TOO_HIGH, 227  PLL_ERROR_OUTPUT_TOO_LOW, 227  PLL_ERROR_OUTPUT_TOO_LOW, 227	UTICK_STATUS_INTR, 211	Chip_Clock_SetupSystemPLLPrec, 231
Chip_MRT_ClearIntPending, 217 Chip_MRT_DeInit, 217 Chip_MRT_GetEnabled, 217 Chip_MRT_GetIdleChannel, 218  PLL_ERROR_INPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_HIGH, 227 PLL_ERROR_OUTPUT_TOO_LOW, 227	UTICK_STATUS_MASK, 211	PLL_CONFIGFLAG_FORCENOFRACT, 226
Chip_MRT_Delnit, 217 PLL_ERROR_INPUT_TOO_LOW, 227 Chip_MRT_GetEnabled, 217 PLL_ERROR_OUTPUT_TOO_HIGH, 227 Chip_MRT_GetIdleChannel, 218 PLL_ERROR_OUTPUT_TOO_LOW, 227	CHIP: LPC5411X Multi-Rate Timer driver, 214	PLL_CONFIGFLAG_USEINRATE, 226
Chip_MRT_GetEnabled, 217 PLL_ERROR_OUTPUT_TOO_HIGH, 227 Chip_MRT_GetIdleChannel, 218 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_MRT_ClearIntPending, 217	PLL_ERROR_INPUT_TOO_HIGH, 227
Chip_MRT_GetIdleChannel, 218 PLL_ERROR_OUTPUT_TOO_LOW, 227	Chip_MRT_DeInit, 217	PLL_ERROR_INPUT_TOO_LOW, 227
	Chip_MRT_GetEnabled, 217	PLL_ERROR_OUTPUT_TOO_HIGH, 227
Chip_MRT_GetIdleChannelShifted, 218 PLL_ERROR_OUTSIDE_INTLIMIT, 227	Chip_MRT_GetIdleChannel, 218	PLL_ERROR_OUTPUT_TOO_LOW, 227
	Chip_MRT_GetIdleChannelShifted, 218	PLL_ERROR_OUTSIDE_INTLIMIT, 227

PLL_ERROR_SUCCESS, 227	LPC GPIO PORT BASE, 235
PLL_ERROR_T, 227	LPC_INMUX, 235
PLL_SETUPFLAG_ADGVOLT, 226	LPC_INMUX_BASE, 235
PLL_SETUPFLAG_POWERUP, 226	LPC IOCON, 235
PLL_SETUPFLAG_WAITLOCK, 226	LPC_IOCON_BASE, 235
SS_MC_MAXC, 227	LPC_ISPAP_BASE, 235
SS_MC_NOC, 227	LPC_MBOX, 235
SS_MC_RECC, 227	LPC_MBOX_BASE, 235
SS_MF_128, 228	LPC_MRT, 236
SS_MF_16, 228	LPC_MRT_BASE, 236
SS_MF_24, 228	LPC_PIN_INT_BASE, 236
SS_MF_256, 228	LPC_PININT, 236
SS_MF_32, 228	LPC_PMU, 236
SS_MF_384, 228	LPC_PMU_BASE, 236
SS_MF_512, 228	LPC_ROM_BASE, 236
SS_MF_64, 228	LPC_RTC, 236
SS_MODWVCTRL_T, 227	LPC RTC BASE, 236
SS_MR_K0, 228	LPC_SCT, 236
SS_MR_K1, 228	LPC_SCT_BASE, 236
SS_MR_K1_5, 228	LPC_SPIFI_BASE, 236
SS_MR_K2, 228	LPC_SRAM0_BASE, 237
SS_MR_K3, 228	LPC_SRAM1_BASE, 237
SS_MR_K4, 228	LPC_SRAM2_BASE, 237
SS_MR_K6, 228	LPC_SRAMX_BASE, 237
SS_MR_K8, 228	LPC_SYSCON, 237
SS_PROGMODDP_T, 227	LPC_SYSCON_BASE, 237
SS_PROGMODFM_T, 228	LPC TIMERO, 237
SYSCON_PLLCLKSRC_CLKIN, 227	LPC_TIMER0_BASE, 237
SYSCON_PLLCLKSRC_DISABLED, 227	LPC_TIMER1, 237
SYSCON_PLLCLKSRC_FRO12MHZ, 227	LPC_TIMER1_BASE, 237
SYSCON_PLLCLKSRC_RTC, 227	LPC_TIMER2, 237
SYSCON_PLLCLKSRC_WDT, 227	LPC_TIMER2_BASE, 237
CHIP: LPC5411X Peripheral addresses and register set	LPC_TIMER3, 238
declarations, 232	LPC_TIMER3_BASE, 238
LPC_ADC, 233	LPC_TIMER4, 238
LPC_ADC_BASE, 233	LPC_TIMER4_BASE, 238
LPC_ASYNC_SYSCON, 233	LPC_USB, 238
LPC_ASYNC_SYSCON_BASE, 233	LPC_USB_BASE, 238
LPC_CRC, 233	LPC_UTICK, 238
LPC_CRC_BASE, 233	LPC_UTICK_BASE, 238
LPC DMA, 233	LPC WWDT, 238
LPC_DMA_BASE, 233	LPC_WWDT_BASE, 238
LPC DMIC, 234	CHIP: LPC5411X Pin Interrupt and Pattern Match driver,
LPC DMIC BASE, 234	239
LPC_FLASHMEM_BASE, 234	
	Chip_PININT_BITSLICE_CFG_T, 242
LPC_FLEXCOMM0_BASE, 234	Chip_PININT_BITSLICE_T, 242
LPC_FLEXCOMM1_BASE, 234	Chip_PININT_ClearFallStates, 243
LPC_FLEXCOMM2_BASE, 234	Chip_PININT_ClearIntStatus, 243
LPC_FLEXCOMM3_BASE, 234	Chip_PININT_ClearRiseStates, 243
LPC_FLEXCOMM4_BASE, 234	Chip_PININT_DeInit, 244
LPC_FLEXCOMM5_BASE, 234	Chip_PININT_DisableIntHigh, 244
LPC_FLEXCOMM6_BASE, 234	Chip_PININT_DisableIntLow, 244
LPC_FLEXCOMM7_BASE, 234	Chip_PININT_DisablePatternMatch, 244
LPC FMC BASE, 234	Chip PININT DisablePatternMatchRxEv, 245
LPC_GINT, 235	Chip_PININT_EnableIntHigh, 245
LPC_GPIO, 235	Chip_PININT_EnableIntLow, 245
LPC GPIO GROUPINTO BASE, 235	Chip PININT EnablePatternMatch, 245
	• — —
LPC_GPIO_GROUPINT1_BASE, 235	Chip_PININT_EnablePatternMatchRxEv, 246

Chip_PININT_GetFallStates, 246	Chip_POWER_SetLowPowerVoltage, 252
Chip_PININT_GetHighEnabled, 246	Chip_POWER_SetPLL, 253
Chip_PININT_GetIntStatus, 246	Chip_POWER_SetVoltage, 253
Chip_PININT_GetLowEnabled, 247	LPC5411X_ROMVER_0, 251
Chip PININT GetPatternMatchState, 247	LPC5411X_ROMVER_1, 251
Chip PININT GetPinMode, 247	LPC5411X ROMVER 2, 251
Chip_PININT_GetRiseStates, 247	POWER_DEEP_POWER_DOWN, 251
Chip_PININT_Init, 248	POWER_DEEP_SLEEP, 251
Chip_PININT_SELECT_T, 242	POWER_MODE_T, 251
Chip_PININT_SetPatternMatchConfig, 248	POWER SLEEP, 251
Chip_PININT_SetPatternMatchSrc, 248	CHIP: LPC5411X Power Management declarations and
Chip_PININT_SetPinModeEdge, 249	functions, 254
Chip_PININT_SetPinModeLevel, 249	CHIP_PMU_BODRINTVAL_T, 255
PININT ISEL PMODE MASK, 240	CHIP_PMU_BODRSTLVL_T, 255
PININT_PATTERNCONST0, 242	Chip_PMU_DisableBODInt, 255
PININT_PATTERNCONST1, 242	Chip_PMU_DisableBODReset, 255
PININT_PATTERNEVENT, 242	Chip_PMU_EnableBODInt, 255
PININT PATTERNFALLING, 242	Chip_PMU_EnableBODReset, 256
PININT PATTERNHIGH, 242	Chip_PMU_SetBODLevels, 256
PININT_PATTERNLOW, 242	PMU_BOD_INT, 254
PININT PATTERNRISING, 242	PMU_BOD_RST, 254
PININT_PATTERNRISING, 242 PININT_PATTERNRISINGORFALLING, 242	
PININT_PMCTRL_MASK, 240	PMU_BODINTVAL_2_05v, 255 PMU_BODINTVAL_2_45v, 255
PININT PMCTRL PMATCH SEL, 241	PMU BODINTVAL 2 75v, 255
,	— — — · · · · · · · · · · · · · · · · ·
PININT_PMCTRL_RXEV_ENA, 241	PMU_BODINTVAL_1/10.355
PININT_SRC_BITCFG_MASK, 241	PMU_BODINTVAL_LVL0, 255
PININT_SRC_BITCFG_START, 241	PMU_BODINTVAL_LVL1, 255
PININT_SRC_BITSOURCE_MASK, 241	PMU_BODINTVAL_LVL2, 255
PININT_SRC_BITSOURCE_START, 241	PMU_BODINTVAL_LVL3, 255
PININTBITSLICE0, 242	PMU_BODRSTLVL_0, 255
PININTBITSLICE1, 242	PMU_BODRSTLVL_1, 255
PININTBITSLICE2, 242	PMU_BODRSTLVL_1_50V, 255
PININTBITSLICE3, 242	PMU_BODRSTLVL_1_85V, 255
PININTBITSLICE4, 242	PMU_BODRSTLVL_2, 255
PININTBITSLICE5, 242	PMU_BODRSTLVL_2_00V, 255
PININTBITSLICE6, 242	PMU_BODRSTLVL_2_30V, 255
PININTBITSLICE7, 242	PMU_BODRSTLVL_3, 255
PININTCH, 241	CHIP: LPC5411X ROM API declarations and functions,
PININTCHO, 241	257
PININTCH1, 241	IAP_ENTRY_LOCATION, 257
PININTCH2, 241	iap_entry, 257
PININTCH3, 241	LPC_ROM_API, 257
PININTCH4, 241	LPC_ROM_API_BASE_LOC, 257
PININTCH5, 242	CHIP: LPC5411X Real Time clock, 258
PININTCH6, 242	Chip_RTC_ClearStatus, 260
PININTCH7, 242	Chip_RTC_Delnit, 260
PININTSELECTO, 243	Chip_RTC_Disable, 260
PININTSELECT1, 243	Chip_RTC_Disable1KHZ, 261
PININTSELECT2, 243	Chip_RTC_DisableOptions, 261
PININTSELECT3, 243	Chip_RTC_DisableWakeup, 261
PININTSELECT4, 243	Chip_RTC_Enable, 262
PININTSELECT5, 243	Chip_RTC_Enable1KHZ, 262
PININTSELECT6, 243	Chip_RTC_EnableOptions, 262
PININTSELECT7, 243	Chip_RTC_EnableWakeup, 263
CHIP: LPC5411X Power LIBRARY functions, 250	Chip_RTC_GetAlarm, 263
Chip_POWER_EnterPowerMode, 252	Chip_RTC_GetCount, 263
Chip_POWER_GetROMVersion, 252	Chip_RTC_GetStatus, 264
Chip_POWER_SetFROHFRate, 252	Chip_RTC_GetWake, 264

Chip_RTC_Init, 264	ROM_SPI_CLOCK_CPHA0_CPOL0, 280
Chip_RTC_PowerDown, 264	ROM_SPI_CLOCK_CPHA0_CPOL1, 280
Chip_RTC_PowerUp, 265	ROM SPI CLOCK CPHA1 CPOL0, 280
Chip RTC Reset, 265	ROM_SPI_CLOCK_CPHA1_CPOL1, 280
• — — •	
Chip_RTC_SetAlarm, 265	ROM_SPI_CLOCK_MODE0, 280
Chip_RTC_SetCount, 265	ROM_SPI_CLOCK_MODE1, 280
Chip_RTC_SetWake, 267	ROM_SPI_CLOCK_MODE2, 280
RTC_CTRL_ALARM1HZ, 259	ROM_SPI_CLOCK_MODE3, 280
RTC_CTRL_ALARMDPD_EN, 259	ROM_SPI_CLOCK_MODE_T, 280
RTC_CTRL_MASK, 259	SPI_CFG_BITMASK, 272
RTC CTRL RTC1KHZ EN, 259	SPI CFG CPHA FIRST, 272
RTC CTRL RTC EN, 259	SPI_CFG_CPHA_SECOND, 272
RTC_CTRL_RTC_OSC_BYPASS, 259	SPI_CFG_CPOL_HI, 272
RTC_CTRL_RTC_OSC_PD, 259	SPI_CFG_CPOL_LO, 272
RTC_CTRL_SWRESET, 260	SPI_CFG_LBM_EN, 273
RTC_CTRL_WAKE1KHZ, 260	SPI_CFG_LSB_FIRST_EN, 273
RTC_CTRL_WAKEDPD_EN, 260	SPI_CFG_MASTER_EN, 273
CHIP: LPC5411X SPI driver, 268	SPI_CFG_MSB_FIRST_EN, 273
Chip SPI ClearCFGRegBits, 280	SPI_CFG_SLAVE_EN, 273
Chip_SPI_ClearFIFOCfg, 281	SPI_CFG_SPI_EN, 273
Chip SPI ClearFIFOStatus, 281	SPI_CFG_SPOL_HI, 273
Chip_SPI_ClearStatus, 281	SPI_CFG_SPOL_LO, 273
• — —	
Chip_SPI_ConfigureSPI, 281	SPI_CFG_SPOLNUM_HI, 273
Chip_SPI_DeInit, 283	SPI_CLOCK_CPHA0_CPOL0, 280
Chip_SPI_Disable, 283	SPI_CLOCK_CPHA0_CPOL1, 280
Chip_SPI_DisableFIFOInts, 283	SPI_CLOCK_CPHA1_CPOL0, 280
Chip_SPI_DisableInts, 283	SPI_CLOCK_CPHA1_CPOL1, 280
Chip_SPI_Enable, 284	SPI_CLOCK_MODE0, 280
Chip_SPI_EnableFIFOInts, 284	SPI_CLOCK_MODE1, 280
Chip_SPI_EnableInts, 284	SPI_CLOCK_MODE2, 280
Chip_SPI_EnableLSBFirst, 284	SPI_CLOCK_MODE3, 280
Chip_SPI_EnableMSBFirst, 285	SPI_CLOCK_MODE_T, 280
Chip SPI EnableSlaveMode, 285	SPI DIV VAL, 273
Chip_SPI_FlushFIFOs, 272	SPI DLY BITMASK, 273
• — —	
Chip_SPI_FlushFifos, 285	SPI_DLY_FRAME_DELAY, 273
Chip_SPI_GetEnabledInts, 285	SPI_DLY_POST_DELAY, 274
Chip_SPI_GetFIFOEnabledInts, 286	SPI_DLY_PRE_DELAY, 274
Chip_SPI_GetFIFOPendingInts, 286	SPI_DLY_TRANSFER_DELAY, 274
Chip_SPI_GetFIFOStatus, 286	SPI_FIFO_DEPTH, 274
Chip_SPI_GetFIFOTrigLevel, 286	SPI_FIFOCFG_DMARX, 274
Chip_SPI_GetPendingInts, 288	SPI_FIFOCFG_DMATX, 274
Chip_SPI_GetStatus, 288	SPI FIFOCFG EMPTYRX, 274
Chip SPI Init, 288	SPI_FIFOCFG_EMPTYTX, 274
Chip SPI ReadFIFO, 272	SPI FIFOCFG ENABLERX, 274
Chip_SPI_ReadFIFOdata, 272	SPI FIFOCFG ENABLETX, 274
• — —	
Chip_SPI_ReadRXData, 289	SPI_FIFOCFG_WAKERX, 275
Chip_SPI_ReadRawRXFifo, 288	SPI_FIFOCFG_WAKETX, 275
Chip_SPI_SetCFGRegBits, 289	SPI_FIFOINT_BITMASK, 275
Chip_SPI_SetCSPolHigh, 289	SPI_FIFOINT_PERINT, 275
Chip_SPI_SetCSPolLow, 290	SPI_FIFOINT_RXERR, 275
Chip_SPI_SetFIFOCfg, 290	SPI_FIFOINT_RXLVL, 275
Chip_SPI_SetFIFOTrigLevel, 290	SPI_FIFOINT_TXERR, 275
Chip_SPI_SetSPIMode, 291	SPI_FIFOINT_TXLVL, 275
Chip_SPI_SetTXCTRLData, 291	SPI FIFOSTAT BITMASK, 275
Chip SPI WriteFIFO, 291	SPI_FIFOSTAT_PERINT, 275
Chip_SPI_WriteFIFOcd, 272	SPI_FIFOSTAT_RXERR, 276
• — —	
Chip_SPI_WriteFIFOdata, 272	SPI_FIFOSTAT_RXFULL, 276
Chip_SPI_WriteTXData, 291	SPI_FIFOSTAT_RXLVL, 276

SPI_FIFOSTAT_RXNOTEMPTY, 276	SPIM_EVENT_ERRORRX, 295
SPI_FIFOSTAT_TXEMPTY, 276	SPIM_EVENT_ERRORTX, 295
SPI_FIFOSTAT_TXERR, 276	SPIM_EVENT_T, 295
SPI_FIFOSTAT_TXLVL, 276	SPIM_EVENT_WAIT, 295
SPI_FIFOSTAT_TXNOTFULL, 276	SPIM_XFER_OPT_DMA, 295
SPI_FIFOTRIG_BITMASK, 276	SPIM_XFER_OPT_FRAME_ASSERT, 295
SPI_FIFOTRIG_RXLVL, 276	SPIM_XFER_OPT_FRAME_DLY, 295
SPI_FIFOTRIG_RXLVL_DEFAULT, 276	SPIM_XFER_STATE_T, 295
SPI_FIFOTRIG_RXLVLENA, 277	CHIP: LPC5411X SPI slave driver, 300
SPI_FIFOTRIG_TXLVL, 277	Chip_SPIS_DisableInts, 300
SPI FIFOTRIG TXLVL DEFAULT, 277	Chip_SPIS_EnableInts, 301
SPI_FIFOTRIG_TXLVLENA, 277	Chip_SPIS_Init, 301
SPI_INT_BITMASK, 277	Chip_SPIS_LoadFIFO, 301
SPI INT MSTIDLE, 277	Chip_SPIS_ReadFIFO, 302
SPI_INT_SSAEN, 277	Chip_SPIS_XferHandler, 302
SPI_INT_SSDEN, 277	SPIS_EVENT_DONE, 300
SPI_RXDAT_BITMASK, 277	SPIS_EVENT_ERRORRX, 300
SPI_RXDAT_DATA, 277	SPIS_EVENT_ERRORTX, 300 SPIS_EVENT_SASSERT, 300
SPI_RXDAT_RXSSELN, 278	
SPI_RXDAT_RXSSELN_ACTIVE, 278	SPIS_EVENT_SDEASSERT, 300
SPI_RXDAT_SOT, 278	SPIS_EVENT_T, 300
SPI_STAT_BITMASK, 278	SPIS_EVENT_THRESHOLD, 300
SPI_STAT_EOT, 278	CHIP: LPC5411X State Configurable Timer driver, 307
SPI_STAT_MSTIDLE, 278	CHIP_SCT_EVENT_T, 316
SPI_STAT_SSA, 278	CHIP_SCT_MATCH_REG_T, 317
SPI_STAT_SSD, 278	CONFIG_SCT_nEV, 309
SPI_STAT_STALLED, 278	CONFIG_SCT_nIN, 309
SPI_TXDAT_ASSERT_SSEL, 278	CONFIG_SCT_nOU, 310
SPI_TXDAT_ASSERTNUM_SSEL, 278	CONFIG_SCT_nRG, 310
SPI_TXDAT_BITMASK, 278	COUNTUP_TO, 310
SPI_TXDAT_CTRLMASK, 279	COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZE ↔
SPI_TXDAT_DATA, 279	RO, 310
SPI_TXDAT_DEASSERT_ALL, 279	Chip_SCT_ClearControl, 317
SPI_TXDAT_DEASSERT_SSEL, 279	Chip_SCT_ClearEventFlag, 318
SPI_TXDAT_DEASSERTNUM_SSEL, 279	Chip_SCT_Config, 318
SPI_TXDAT_EOF, 279	Chip_SCT_DeInit, 318
SPI_TXDAT_EOT, 279	Chip_SCT_DisableEventInt, 318
SPI_TXDAT_FLEN, 279	Chip_SCT_EnableEventInt, 319
SPI_TXDAT_FLENMASK, 279	Chip_SCT_EventControl, 319
SPI_TXDAT_RXIGNORE, 279	Chip_SCT_EventStateMask, 319
CHIP: LPC5411X SPI master driver, 294	Chip_SCT_Init, 319
Chip_SPIM_DelayConfig, 295	Chip_SCT_Limit, 321
Chip_SPIM_DisableLoopBack, 296	Chip_SCT_SetClrControl, 321
Chip_SPIM_EnableLoopBack, 296	Chip_SCT_SetConflictResolution, 321
Chip_SPIM_ForceEndOfTransfer, 296	Chip_SCT_SetControl, 322
Chip_SPIM_GetClockRate, 296	Chip_SCT_SetCount, 322
Chip_SPIM_SetClockRate, 297	Chip_SCT_SetCountH, 322
Chip_SPIM_Xfer, 297	Chip_SCT_SetCountL, 322
Chip_SPIM_XferBlocking, 298	Chip_SCT_SetMatchCount, 323
Chip_SPIM_XferFIFO, 298	Chip_SCT_SetMatchReload, 323
Chip_SPIM_XferHandler, 299	SCT_CONFIG_16BIT_COUNTER, 310
SPI_XFER_STATE_BUSY, 295	SCT_CONFIG_32BIT_COUNTER, 310
SPI_XFER_STATE_DONE, 295	SCT_CONFIG_AUTOLIMIT_H, 310
SPI_XFER_STATE_ERROR, 295	SCT_CONFIG_AUTOLIMIT_L, 311
SPI_XFER_STATE_IDLE, 295	SCT_CONFIG_AUTOLIMIT_U, 311
SPI_XFER_STATE_STALL, 295	SCT_CONFIG_CKSEL_FALLING_IN_0, 311
SPIM_EVENT_DONE, 295	SCT_CONFIG_CKSEL_FALLING_IN_1, 311
SPIM_EVENT_ERROR, 295	SCT_CONFIG_CKSEL_FALLING_IN_2, 311

SCT_CONFIG_CKSEL_FALLING_IN_3, 311	SCT_EVT_10, 317
SCT_CONFIG_CKSEL_FALLING_IN_4, 311	SCT_EVT_11, 317
SCT_CONFIG_CKSEL_FALLING_IN_5, 311	SCT_EVT_12, 317
SCT_CONFIG_CKSEL_FALLING_IN_6, 311	SCT_EVT_13, 317
SCT_CONFIG_CKSEL_FALLING_IN_7, 311	SCT_EVT_14, 317
SCT_CONFIG_CKSEL_RISING_IN_0, 311	SCT_EVT_15, 317
SCT_CONFIG_CKSEL_RISING_IN_1, 311	SCT_EVT_2, 316
SCT_CONFIG_CKSEL_RISING_IN_2, 312	SCT_EVT_3, 316
SCT_CONFIG_CKSEL_RISING_IN_3, 312	SCT_EVT_4, 316
SCT_CONFIG_CKSEL_RISING_IN_4, 312	SCT_EVT_5, 316
SCT CONFIG CKSEL RISING IN 5, 312	SCT_EVT_6, 317
SCT_CONFIG_CKSEL_RISING_IN_6, 312	SCT_EVT_7, 317
SCT_CONFIG_CKSEL_RISING_IN_7, 312	
	SCT_EVT_8, 317
SCT_CONFIG_CLKMODE_BUSCLK, 312	SCT_EVT_9, 317
SCT_CONFIG_CLKMODE_INCLK, 312	SCT_MATCH_0, 317
SCT_CONFIG_CLKMODE_INEDGECLK, 312	SCT_MATCH_1, 317
SCT_CONFIG_CLKMODE_PRESCALED_SCT←	SCT_MATCH_10, 317
_INPUT, 312	SCT_MATCH_11, 317
SCT_CONFIG_CLKMODE_PRESCALED_SYS↔	SCT_MATCH_12, 317
CLK, 312	SCT_MATCH_13, 317
SCT_CONFIG_CLKMODE_SCT_INPUT, 313	SCT_MATCH_14, 317
SCT_CONFIG_CLKMODE_SCTCLK, 313	SCT_MATCH_15, 317
SCT_CONFIG_CLKMODE_SYSCLK, 313	SCT_MATCH_2, 317
SCT_CONFIG_NORELOADH, 313	SCT_MATCH_3, 317
SCT_CONFIG_NORELOADL_U, 313	SCT_MATCH_4, 317
SCT_CTRL_BIDIR_H, 313	SCT_MATCH_5, 317
SCT_CTRL_BIDIR_L, 313	SCT_MATCH_6, 317
SCT_CTRL_CLRCTR_H, 313	SCT_MATCH_7, 317
SCT_CTRL_CLRCTR_L, 313	SCT_MATCH_8, 317
SCT_CTRL_HALT_H, 314	SCT_MATCH_9, 317
SCT_CTRL_HALT_L, 314	SCT_RES_CLEAR_OUTPUT, 316
SCT_CTRL_PRE_H, 314	SCT_RES_NOCHANGE, 316
SCT_CTRL_PRE_L, 314	SCT_RES_SET_OUTPUT, 316
SCT_CTRL_STOP_H, 314	SCT RES TOGGLE OUTPUT, 316
SCT_CTRL_STOP_L, 314	CHIP: LPC5411X State Configurable Timer PWM driver,
SCT_EV_CTRL_COMBMODE_AND, 314	303
SCT EV CTRL COMBMODE IO, 314	Chip_SCTPWM_GetDutyCycle, 303
SCT_EV_CTRL_COMBMODE_MATCH, 314	Chip SCTPWM GetTicksPerCycle, 303
SCT EV CTRL COMBMODE OR, 314	Chip SCTPWM Init, 304
SCT_EV_CTRL_DIRECTION_DOWN, 315	Chip_SCTPWM_PercentageToTicks, 304
SCT_EV_CTRL_DIRECTION_INDEPENDENT,	Chip_SCTPWM_SetDutyCycle, 304
315	Chip_SCTPWM_SetOutPin, 305
SCT_EV_CTRL_DIRECTION_UP, 315	Chip_SCTPWM_SetRate, 305
SCT_EV_CTRL_HEVENT_H, 315	Chip SCTPWM Start, 305
SCT EV CTRL HEVENT L, 315	Chip_SCTPWM_Stop, 306
SCT EV CTRL IOCOND FALL, 315	CHIP: LPC5411X support functions, 385
SCT_EV_CTRL_IOCOND_HIGH, 315	Chip SetupExtInClocking, 385
SCT EV CTRL IOCOND LOW, 315	Chip SetupFROClocking, 385
SCT_EV_CTRL_IOCOND_RISE, 315	Chip_SetupIrcClocking, 385
SCT_EV_CTRL_IOSEL, 315	Chip_SystemInit, 386
SCT EV CTRL MATCHMEM, 315	Chip_USB_Init, 386
SCT EV CTRL MATCHSEL, 315	Chip_USB_TrimOff, 386
SCT_EV_CTRL_OUTSEL_INPUT, 316	SystemCoreClock, 387
SCT_EV_CTRL_OUTSEL_INFUT, 316	SystemCoreClockUpdate, 386
SCT_EV_CTRL_OUTSEL_OUTPUT, 316 SCT_EV_CTRL_STATELD, 316	CHIP: LPC5411X System and Control Driver, 324
SCT_EV_CTRL_STATELD, 316 SCT_EV_CTRL_STATEU, 316	
	CHIP_SYSCON_BOOT_MODE_REMAP_T, 330
SCT_EVT_0, 316	CHIP_SYSCON_PERIPH_RESET_T, 331
SCT_EVT_1, 316	CHIP_SYSCON_WAKEUP_T, 331

Chip_SYSCON_ClearSystemRSTStatus, 333	RESET_TIMER3, 331
Chip_SYSCON_DisableAutoClocking, 333	RESET_TIMER4, 331
Chip_SYSCON_DisableNMISource, 333	RESET_USB, 331
Chip_SYSCON_DisableWakeup, 334	RESET_UTICK, 331
Chip_SYSCON_Enable_ASYNC_Syscon, 334	RESET_WWDT, 331
Chip_SYSCON_EnableAutoClocking, 334	SYSCON_AUTOCGOR_MASK, 326
Chip_SYSCON_EnableNMISource, 334	SYSCON_AUTOCGOR_RAM0X, 326
Chip_SYSCON_EnableWakeup, 335	SYSCON AUTOCGOR RAM1, 327
Chip_SYSCON_GetCompFreqMeas, 335	SYSCON_AUTOCGOR_RAM2, 327
Chip_SYSCON_GetDeviceID, 335	SYSCON_FLASH_1CYCLE, 333
Chip_SYSCON_GetMemoryMap, 335	SYSCON_FLASH_2CYCLE, 333
Chip_SYSCON_GetPORPIOStatus, 335	SYSCON_FLASH_3CYCLE, 333
Chip_SYSCON_GetPowerStates, 337	SYSCON_FLASH_4CYCLE, 333
Chip SYSCON GetRawFreqMeasCapval, 337	SYSCON FLASH 5CYCLE, 333
Chip_SYSCON_GetResetPIOStatus, 337	SYSCON FLASH 6CYCLE, 333
• — —	
Chip_SYSCON_GetSystemRSTStatus, 337	SYSCON_FLASH_7CYCLE, 333
Chip_SYSCON_IsFreqMeasComplete, 338	SYSCON_FLASH_8CYCLE, 333
Chip_SYSCON_Map, 338	SYSCON_FLASHTIM_T, 332
Chip_SYSCON_PeriphReset, 338	SYSCON_FROCTRL_HSPDCLK, 327
Chip_SYSCON_PowerDown, 338	SYSCON_FROCTRL_MASK, 327
Chip_SYSCON_PowerUp, 339	SYSCON_FROCTRL_SEL96MHZ, 327
Chip_SYSCON_SetFLASHAccess, 339	SYSCON_FROCTRL_USBCLKADJ, 327
Chip_SYSCON_SetNMISource, 339	SYSCON_FROCTRL_USBMODCHG, 327
Chip_SYSCON_SetSYSTCKCAL, 339	SYSCON_FROCTRL_WRTRIM, 327
Chip_SYSCON_SetUSARTFRGCtrl, 340	SYSCON_NMISRC_M0_ENABLE, 327
Chip_SYSCON_StartFreqMeas, 340	SYSCON_NMISRC_M4_ENABLE, 328
FLASHTIM_20MHZ_CPU, 333	SYSCON_PDRUNCFG_LP_VDDFLASH, 328
REMAP_BOOT_LOADER_MODE, 330	SYSCON_PDRUNCFG_PD_ADC0, 328
REMAP_USER_FLASH_MODE, 331	SYSCON_PDRUNCFG_PD_BOD_INTR, 328
REMAP_USER_RAM_MODE, 330	SYSCON_PDRUNCFG_PD_BOD_RST, 328
RESET ADC, 331	SYSCON PDRUNCFG PD FLASH, 328
RESET_ADC0, 331	SYSCON_PDRUNCFG_PD_FRO, 328
RESET CRC, 331	SYSCON PDRUNCFG PD ROM, 328
RESET DMA, 331	SYSCON PDRUNCFG PD SRAM0, 328
RESET DMIC, 331	SYSCON PDRUNCFG PD SRAM1, 329
RESET_FLASH, 331	SYSCON_PDRUNCFG_PD_SRAM2, 329
RESET FLEXCOMMO, 331	SYSCON_PDRUNCFG_PD_SRAMX, 329
RESET_FLEXCOMM1, 331	SYSCON_PDRUNCFG_PD_SYS_PLL, 329
RESET FLEXCOMM2, 331	SYSCON PDRUNCFG PD TS, 329
RESET_FLEXCOMM3, 331	SYSCON PDRUNCFG PD USB PHY, 329
RESET_FLEXCOMM4, 331	SYSCON PDRUNCFG PD VDDA ENA, 329
RESET_FLEXCOMM5, 331	SYSCON_PDRUNCFG_PD_VDDFLASH, 329 SYSCON PDRUNCFG PD VDDHV ENA, 329
RESET_FLEXCOMM6, 331	
RESET_FLEXCOMM7, 331	SYSCON_PDRUNCFG_PD_VREFP, 330
RESET_FMC, 331	SYSCON_PDRUNCFG_PD_WDT_OSC, 330
RESET_GINT, 331	SYSCON_RST_BOD, 330
RESET_GPIO0, 331	SYSCON_RST_EXTRST, 330
RESET_GPIO1, 331	SYSCON_RST_POR, 330
RESET_IOCON, 331	SYSCON_RST_SYSRST, 330
RESET_MRT, 331	SYSCON_RST_WDT, 330
RESET_MUX, 331	SYSCON_STARTER_ADC0_SEQA, 332
RESET_PINT, 331	SYSCON_STARTER_ADC0_SEQB, 332
RESET_SCT, 331	SYSCON_STARTER_ADC0_THCMP, 332
RESET_SCT0, 331	SYSCON_STARTER_DMA, 332
RESET_SPIFI, 331	SYSCON_STARTER_DMIC, 332
RESET_TIMER0, 331	SYSCON_STARTER_FLEXCOMM0, 332
RESET_TIMER1, 331	SYSCON_STARTER_FLEXCOMM1, 332
RESET_TIMER2, 331	SYSCON_STARTER_FLEXCOMM2, 332
<del>_</del> .	,

SYSCON_STARTER_FLEXCOMM3, 332	Chip_UART_ReadRB, 365
SYSCON_STARTER_FLEXCOMM4, 332	Chip_UART_Send, 365
SYSCON_STARTER_FLEXCOMM5, 332	Chip_UART_SendBlocking, 366
SYSCON_STARTER_FLEXCOMM6, 332	Chip_UART_SendByte, 366
SYSCON STARTER FLEXCOMM7, 332	Chip_UART_SendRB, 366
SYSCON_STARTER_GINT0, 332	Chip_UART_SetBaud, 368
SYSCON_STARTER_GINT1, 332	Chip_UART_SetFIFOCfg, 368
SYSCON_STARTER_HWVAD, 332	Chip UART SetFIFOTrigLevel, 368
SYSCON_STARTER_MAILBOX, 332	Chip UART TXDisable, 369
	•
SYSCON_STARTER_MRT, 332	Chip_UART_TXEnable, 369
SYSCON_STARTER_PINT0, 332	Chip_UART_TXIntHandlerRB, 369
SYSCON_STARTER_PINT1, 332	ECHO_DIS, 344
SYSCON_STARTER_PINT2, 332	ECHO_EN, 344
SYSCON_STARTER_PINT3, 332	UART_CFG_AUTOADDR, 344
SYSCON_STARTER_PINT4, 332	UART_CFG_BITMASK, 344
SYSCON_STARTER_PINT5, 332	UART_CFG_CLKPOL, 345
SYSCON_STARTER_PINT6, 332	UART_CFG_CTSEN, 345
SYSCON STARTER PINT7, 332	UART CFG DATALEN 7, 345
SYSCON STARTER RESERVEDO, 332	UART CFG DATALEN 8, 345
SYSCON STARTER RTC, 332	UART_CFG_DATALEN_9, 345
SYSCON STARTER SCT0, 332	UART CFG ENABLE, 345
SYSCON STARTER TIMERO, 332	UART CFG IOMODE, 345
SYSCON STARTER TIMERI, 332	UART CFG LINMODE, 345
SYSCON_STARTER_TIMER2, 332	UART_CFG_LOOP, 345
SYSCON_STARTER_TIMER3, 332	UART_CFG_MODE32K, 346
SYSCON_STARTER_TIMER4, 332	UART_CFG_OEPOL, 346
SYSCON_STARTER_USB, 332	UART_CFG_OESEL, 346
SYSCON_STARTER_USBNEEDCLK, 332	UART_CFG_OETA, 346
SYSCON_STARTER_UTICK, 332	UART_CFG_PARITY_EVEN, 346
SYSCON_STARTER_WWDT_BOD, 332	UART_CFG_PARITY_NONE, 346
CHIP: LPC5411X UART Driver, 341	UART_CFG_PARITY_ODD, 346
Chip_UART_AutoBaud, 353	UART_CFG_RXPOL, 346
Chip UART ClearFIFOCfg, 354	UART_CFG_STOPLEN_1, 346
Chip UART ClearFIFOStatus, 354	UART CFG STOPLEN 2, 347
Chip UART ClearStatus, 354	UART CFG SYNCEN, 347
Chip UART ConfigDMA, 356	UART_CFG_SYNCMST, 347
Chip_UART_ConfigData, 354	UART_CFG_TXPOL, 347
Chip_UART_Delnit, 356	UART CTRL ADDRDET, 347
• — —	·
Chip_UART_Disable, 356	UART_CTRL_AUTOBAUD, 347
Chip_UART_DisableFIFOInts, 356	UART_CTRL_CC, 347
Chip_UART_Enable, 358	UART_CTRL_CLRCCONRX, 347
Chip_UART_EnableFIFOInts, 358	UART_CTRL_TXBRKEN, 347
Chip_UART_FlushFIFOs, 358	UART_CTRL_TXDIS, 348
Chip_UART_GetFIFOEnabledInts, 358	UART_FIFO_DEPTH, 348
Chip_UART_GetFIFOPendingInts, 359	UART_FIFOCFG_BITMASK, 348
Chip_UART_GetFIFOStatus, 359	UART_FIFOCFG_DMARX, 348
Chip_UART_GetIntStatus, 359	UART_FIFOCFG_DMATX, 348
Chip_UART_GetIntsEnabled, 359	UART FIFOCFG EMPTYRX, 348
Chip_UART_GetStatus, 361	UART_FIFOCFG_EMPTYTX, 348
Chip_UART_IRQHandlerDMA, 362	UART FIFOCFG ENABLERX, 348
Chip_UART_IRQHandlerRB, 362	UART FIFOCFG ENABLETX, 348
Chip_UART_Init, 361	UART_FIFOCFG_WAKERX, 349
Chip_UART_IntDisable, 361	UART_FIFOCFG_WAKETX, 349
Chip_UART_IntEnable, 362	UART FIFOINT BITMASK, 349
Chip_UART_RXIntHandlerRB, 365	<del>-</del>
• — —	UART_FIFOINT_PERINT, 349
Chip_UART_Read, 363	UART_FIFOINT_RXERR, 349
Chip_UART_ReadBlocking, 363	UART_FIFOINT_RXLVL, 349
Chip_UART_ReadByte, 363	UART_FIFOINT_TXERR, 349

LIADT FIFOINT TYLVI 240	WWDT WDWOD WDTOE 270
UART_FIFOINT_TXLVL, 349	WWDT_WDMOD_WDTOF, 372
UART_FIFOSTAT_BITMASK, 349	CHIP: LPC5411x Chip driver build time options, 388
UART_FIFOSTAT_PERIPH, 349	ExtClockIn, 388
UART_FIFOSTAT_RXERR, 350	CHIP: LPC5411x I2C driver, 389
UART_FIFOSTAT_RXFULL, 350	CLKDIV, 414
UART_FIFOSTAT_RXLVL, 350	Chip_I2C_ClearInt, 411
UART_FIFOSTAT_RXNOTEMPTY, 350	Chip_I2C_DeInit, 412
UART_FIFOSTAT_TXEMPTY, 350	Chip_I2C_DisableInt, 412
UART_FIFOSTAT_TXERR, 350	Chip_I2C_EnableInt, 412
UART_FIFOSTAT_TXLVL, 350	Chip_I2C_GetClockDiv, 412
UART_FIFOSTAT_TXNOTFULL, 350	Chip_I2C_GetPendingInt, 413
UART_FIFOTRIG_BITMASK, 350	Chip_I2C_Init, 413
UART_FIFOTRIG_RXLVL, 351	Chip_I2C_SetClockDiv, 413
UART FIFOTRIG RXLVLENA, 351	I2C CFG MASK, 393
UART FIFOTRIG TXLVL, 351	I2C CFG MONCLKSTR, 393
UART_FIFOTRIG_TXLVLENA, 351	I2C_CFG_MONEN, 393
UART_INT_ABERR, 351	I2C CFG MSTEN, 393
UART INT DELTACTS, 351	I2C CFG SLVEN, 393, 394
UART_INT_DELTARXBRK, 351	I2C CFG TIMEOUTEN, 394
UART_INT_FRAMERR, 351	I2C INTENCLR EVENTTIMEOUT, 394
UART INT PARITYERR, 351	I2C INTENCLR MONIDLE, 394
UART INT RXNOISE, 352	I2C_INTENCLR_MONOV, 394
UART_INT_START, 352	I2C_INTENCLR_MONRDY, 395
UART INT TXDIS, 352	I2C_INTENCLR_MSTPENDING, 395
UART_INT_TXIDLE, 352	I2C_INTENCLR_MSTRARBLOSS, 395
UART_STAT_ABERR, 352	I2C_INTENCLR_MSTSTSTPERR, 395
UART STAT CTS, 352	I2C_INTENCLR_SCLTIMEOUT, 395, 396
UART STAT DELTACTS, 352	I2C_INTENCLR_SLVDESEL, 396
UART_STAT_DELTACTO, 352 UART_STAT_DELTARXBRK, 352	I2C_INTENCLR_SLVNOTSTR, 396
UART_STAT_FRM_ERRINT, 352	I2C_INTENCER_SLVPENDING, 396
UART STAT PAR ERRINT, 353	I2C_INTENSET_EVENTTIMEOUT, 396
UART_STAT_RXBRK, 353	I2C_INTENSET_MONIDLE, 397
UART_STAT_RXIDLE, 353	I2C INTENSET MONOV, 397
	I2C_INTENSET_MONRDY, 397
UART_STAT_RXNOISEINT, 353	
UART_STAT_START, 353	I2C_INTENSET_MSTPENDING, 397
UART_STAT_TXDISINT, 353	I2C_INTENSET_MSTRARBLOSS, 397, 398
UART_STAT_TXIDLE, 353	I2C_INTENSET_MSTSTSTPERR, 398
CHIP: LPC5411X Windowed Watchdog driver, 371	I2C_INTENSET_SCLTIMEOUT, 398
Chip_WWDT_ClearStatusFlag, 372	I2C_INTENSET_SLVDESEL, 398
Chip_WWDT_DeInit, 373	I2C_INTENSET_SLVNOTSTR, 398
Chip_WWDT_Feed, 373	I2C_INTENSET_SLVPENDING, 399
Chip_WWDT_GetCurrentCount, 373	I2C_INTSTAT_EVENTTIMEOUT, 399
Chip_WWDT_GetStatus, 374	I2C_INTSTAT_MONIDLE, 399
Chip_WWDT_GetWarning, 374	I2C_INTSTAT_MONOV, 399
Chip_WWDT_GetWindow, 374	I2C_INTSTAT_MONRDY, 399, 400
Chip_WWDT_Init, 374	I2C_INTSTAT_MSTPENDING, 400
Chip_WWDT_SetOption, 375	I2C_INTSTAT_MSTRARBLOSS, 400
Chip_WWDT_SetTimeOut, 375	I2C_INTSTAT_MSTSTSTPERR, 400
Chip_WWDT_SetWarning, 375	I2C_INTSTAT_SCLTIMEOUT, 400
Chip_WWDT_SetWindow, 376	I2C_INTSTAT_SLVDESEL, 401
Chip_WWDT_Start, 376	I2C_INTSTAT_SLVNOTSTR, 401
Chip_WWDT_UnsetOption, 376	I2C_INTSTAT_SLVPENDING, 401
WWDT_WDMOD_BITMASK, 372	I2C_MONRXDAT_DATA, 401
WWDT_WDMOD_LOCK, 372	I2C_MONRXDAT_MONNACK, 401, 402
WWDT_WDMOD_WDEN, 372	I2C_MONRXDAT_MONRESTART, 402
WWDT_WDMOD_WDINT, 372	I2C_MONRXDAT_MONSTART, 402
WWDT_WDMOD_WDPROTECT, 372	I2C_MSTCTL_MSTCONTINUE, 402
WWDT_WDMOD_WDRESET, 372	I2C_MSTCTL_MSTDMA, 402

IOC MOTOTI MOTOTART 400	CLUD, DTC tiels to /o many) Universal Time conversion
I2C_MSTCTL_MSTSTART, 403	CHIP: RTC tick to (a more) Universal Time conversion
I2C_MSTCTL_MSTSTOP, 403	functions, 417
I2C_MSTDAT_DATAMASK, 403	ConvertRtcTime, 417
I2C_MSTTIME_MSTSCLHIGH, 403	ConvertTimeRtc, 417
I2C_MSTTIME_MSTSCLLOW, 403, 404	TM_DAYOFWEEK, 417
I2C_SLVADR_MASK, 404	TM_YEAR_BASE, 417
I2C_SLVADR_SADISABLE, 404	CHIP: Simple ring buffer implementation, 419
I2C_SLVADR_SLVADR, 404	RB_VHEAD, 419
I2C_SLVCTL_SLVCONTINUE, 404	RB_VTAIL, 419
I2C_SLVCTL_SLVDMA, 405	RingBuffer_Flush, 420
I2C SLVCTL SLVNACK, 405	RingBuffer_GetCount, 420
I2C SLVDAT DATAMASK, 405	RingBuffer_GetFree, 420
I2C_SLVQUAL_QUALMODE0, 405	RingBuffer_GetSize, 420
I2C SLVQUAL SLVQUALO, 405, 406	RingBuffer_Init, 420
I2C STAT EVENTTIMEOUT, 406	RingBuffer_Insert, 422
I2C_STAT_MONACTIVE, 406	RingBuffer_InsertMult, 422
I2C STAT MONIDLE, 406	RingBuffer_IsEmpty, 422
I2C STAT MONOV, 406	RingBuffer_IsFull, 423
<i>'</i>	
I2C_STAT_MONRDY, 407	RingBuffer_Pop, 423
I2C_STAT_MSTCODE_IDLE, 407	RingBuffer_PopMult, 423
I2C_STAT_MSTCODE_NACKADR, 407	CHIP: Stopwatch primitives., 424
I2C_STAT_MSTCODE_NACKDAT, 407	StopWatch_DelayMs, 424
I2C_STAT_MSTCODE_RXREADY, 407, 408	StopWatch_DelayTicks, 424
I2C_STAT_MSTCODE_TXREADY, 408	StopWatch_DelayUs, 425
I2C_STAT_MSTPENDING, 408	StopWatch_Elapsed, 425
I2C_STAT_MSTRARBLOSS, 408	StopWatch_Init, 425
I2C_STAT_MSTSTATE, 408	StopWatch_MsToTicks, 425
I2C_STAT_MSTSTSTPERR, 409	StopWatch_Start, 426
I2C_STAT_SCLTIMEOUT, 409	StopWatch_TicksPerSecond, 426
I2C_STAT_SLVCODE_ADDR, 409	StopWatch_TicksToMs, 426
I2C_STAT_SLVCODE_RX, 409	StopWatch_TicksToUs, 426
I2C_STAT_SLVCODE_TX, 409, 410	StopWatch_UsToTicks, 426
I2C_STAT_SLVDESEL, 410	CHIP_5411X: LPC5411X M0 core peripheral interrupt
I2C_STAT_SLVIDX, 410	numbers, 428
I2C_STAT_SLVNOTSTR, 410	ADC SEQA IRQn, 429
I2C_STAT_SLVPENDING, 410	ADC SEQB IRQn, 429
I2C STAT SLVSEL, 411	ADC_THCMP_IRQn, 429
I2C_STAT_SLVSTATE, 411	CT32B0 IRQn, 428
I2C_TIMEOUT_VAL, 411	CT32B0_HTQff, 428
INTENCET, 414	CT32B3_IRQn, 428
INTENSET, 414	DMA_IRQn, 428
INTSTAT, 414	DMIC_IRQn, 429
LPC_I2C_T, 414	FLEXCOMM0_IRQn, 428
MONRXDAT, 414	FLEXCOMM1_IRQn, 428
MSTCTL, 414	FLEXCOMM2_IRQn, 428
MSTDAT, 414	FLEXCOMM3_IRQn, 428
MSTTIME, 415	FLEXCOMM4_IRQn, 428
PID, 415	FLEXCOMM5_IRQn, 428
PSELID, 415	FLEXCOMM6_IRQn, 428
RESERVED0, 415	FLEXCOMM7_IRQn, 429
RESERVED1, 415	GINT0_IRQn, 428
RESERVED2, 415	GINT1_IRQn, 428
SLVADR, 415	HWVAD, 429
SLVCTL, 415	HardFault_IRQn, 428
SLVDAT, 415	LPC5411X_M0_IRQn_Type, 428
SLVQUAL0, 415	MAILBOX_IRQn, 429
STAT, 416	MRT_IRQn, 428
TIMEOUT, 416	NonMaskableInt_IRQn, 428
•	<del>_</del> · · · · ·

	PIN_INT0_IRQn, 428	Reset_IRQn, 430
	PIN_INT1_IRQn, 428	SCT0_IRQn, 430
	PIN_INT2_IRQn, 428	SPIFI_IRQn, 431
	PIN_INT3_IRQn, 428	SVCall_IRQn, 430
	PendSV_IRQn, 428	SysTick_IRQn, 430
	RTC_IRQn, 429	USB_IRQn, 431
	Reserved_IRQn, 429	USBACT_IRQn, 431
	Reset_IRQn, 428	UTICK_IRQn, 430
	SCT0 IRQn, 428	UsageFault_IRQn, 430
	SVCall_IRQn, 428	WDTBOD IRQn, 430
		CHIP ASYNC SYSCON SRC T
	SysTick_IRQn, 428	
	USB_IRQn, 429	CHIP: LPC5411X Clock Driver, 78
	USBACT_IRQn, 429	CHIP_PMU_BODRINTVAL_T
	UTICK_IRQn, 428	CHIP: LPC5411X Power Management declarations
<b>~</b> ! !!	WDTBOD_IRQn, 428	and functions, 255
CHI	P_5411X: LPC5411X M4 core peripheral interrupt	
	numbers, 430	CHIP: LPC5411X Power Management declarations
	ADC_SEQA_IRQn, 431	and functions, 255
	ADC_SEQB_IRQn, 431	CHIP_SCT_EVENT_T
	ADC_THCMP_IRQn, 431	CHIP: LPC5411X State Configurable Timer driver,
	BusFault_IRQn, 430	316
	CT32B0_IRQn, 430	CHIP_SCT_MATCH_REG_T
	CT32B1_IRQn, 430	CHIP: LPC5411X State Configurable Timer driver,
	CT32B2_IRQn, 431	317
	CT32B3_IRQn, 430	CHIP_SYSCON_ADCCLKSELSRC_T
	CT32B4_IRQn, 431	CHIP: LPC5411X Clock Driver, 78
	DMA_IRQn, 430	CHIP_SYSCON_BOOT_MODE_REMAP_T
	DMIC_IRQn, 431	CHIP: LPC5411X System and Control Driver, 330
	DebugMonitor_IRQn, 430	CHIP_SYSCON_CLKOUTSRC_T
	FLEXCOMM0_IRQn, 431	CHIP: LPC5411X Clock Driver, 78
	FLEXCOMM1_IRQn, 431	CHIP_SYSCON_CLOCK_T
	FLEXCOMM2_IRQn, 431	CHIP: LPC5411X Clock Driver, 78
	FLEXCOMM3_IRQn, 431	CHIP_SYSCON_FLEXCOMMCLKSELSRC_T
	FLEXCOMM4_IRQn, 431	CHIP: LPC5411X Clock Driver, 79
	FLEXCOMM5_IRQn, 431	CHIP_SYSCON_FRGCLKSRC_T
	FLEXCOMM6_IRQn, 431	CHIP: LPC5411X Clock Driver, 80
	FLEXCOMM7_IRQn, 431	CHIP_SYSCON_MAIN_A_CLKSRC_T
	GINTO_IRQn, 430	CHIP: LPC5411X Clock Driver, 80
	GINT1_IRQn, 430	CHIP SYSCON MAIN B CLKSRC T
	HWVAD IRQn, 431	CHIP: LPC5411X Clock Driver, 80
	HardFault_IRQn, 430	CHIP SYSCON MAINCLKSRC T
	LPC5411X IRQn Type, 430	CHIP: LPC5411X Clock Driver, 80
	MAILBOX_IRQn, 431	CHIP_SYSCON_MCLKSRC_T
		CHIP: LPC5411X Clock Driver, 81
	MRT_IRQn, 430	
	MemoryManagement_IRQn, 430	CHIP_SYSCON_PERIPH_RESET_T
	NonMaskableInt_IRQn, 430	CHIP: LPC5411X System and Control Driver, 331
	PIN_INTO_IRQn, 430	CHIP_SYSCON_PLLCLKSRC_T
	PIN_INT1_IRQn, 430	CHIP: LPC5411X PLL Driver, 227
	PIN_INT2_IRQn, 430	CHIP_SYSCON_USBCLKSRC_T
	PIN_INT3_IRQn, 430	CHIP: LPC5411X Clock Driver, 81
	PIN_INT4_IRQn, 431	CHIP_SYSCON_WAKEUP_T
	PIN_INT5_IRQn, 431	CHIP: LPC5411X System and Control Driver, 331
	PIN_INT6_IRQn, 431	CID0
	PIN_INT7_IRQn, 431	ITM_Type, 567
	PendSV_IRQn, 430	CID1
	RTC_IRQn, 431	ITM_Type, 567
	Reserved1_IRQn, 431	CID2
	Reserved_IRQn, 431	ITM_Type, 567

CID3	nPRIV, 552
ITM_Type, 567	SPSEL, 552
CIENF	w, 553
LPC_PIN_INT_T, 592	CORESELECT_M0PLUS
CIENR	CHIP: LPC5411X CPU multi-core support driver,
LPC_PIN_INT_T, 592	72
CLAIMCLR	CORESELECT_M4
TPI_Type, 645	CHIP: LPC5411X CPU multi-core support driver,
CLAIMSET	72
TPI_Type, 645	CORESELECT_T
CLKDIV	CHIP: LPC5411X CPU multi-core support driver,
CHIP: LPC5411x I2C driver, 414	72
CLKOUTDIV	COUNT
LPC_SYSCON_T, 610	LPC_RTC_T, 596
CLKOUTSELA	COUNT H
LPC_SYSCON_T, 610	LPC_SCT_T, 599
CLR	COUNT L
LPC_GPIO_T, 581	LPC_SCT_T, 599
LPC SCT T, 599	COUNT U
CMSIS Core Instruction Interface, 432	LPC SCT T, 600
CMSIS Core Register Access Functions, 433	COUNTUP_TO
CMSIS Global Defines, 434	CHIP: LPC5411X State Configurable Timer driver,
CMSIS SIMD Intrinsics, 435	310
CMSIS support, 436	COUNTUP_TO_LIMIT_THEN_CLEAR_TO_ZERO
COMP0	CHIP: LPC5411X State Configurable Timer driver,
DWT_Type, 557	310
COMP1	CPACR
	SCB_Type, 635
DWT_Type, 557 COMP2	CPBOOT
	LPC_SYSCON_T, 610
DWT_Type, 557	
COMP3	CPCTRL
DWT_Type, 557	LPC_SYSCON_T, 610 CPICNT
COMPENSATION_T	
CHIP: LPC5411X DMIC driver, 137	DWT_Type, 557
COMPILE_TIME_ASSERT	CPSTACK
error.h, 705	LPC_SYSCON_T, 610
CONEN	CPSTAT
LPC_SCT_T, 599	LPC_SYSCON_T, 610
CONFIG	CPUID
LPC_SCT_T, 599	SCB_Type, 635
CONFIG_SCT_nEV	CR
CHIP: LPC5411X State Configurable Timer driver,	LPC_TIMER_T, 619
309	CRC_MODE_POLY_BITMASK
CONFIG_SCT_nIN	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X State Configurable Timer driver,	gine driver, 98
309	CRC_MODE_POLY_CCITT
CONFIG_SCT_nOU	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X State Configurable Timer driver,	gine driver, 98
310	CRC_MODE_POLY_CRC16
CONFIG_SCT_nRG	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X State Configurable Timer driver,	gine driver, 98
310	CRC_MODE_POLY_CRC32
CONFLAG	CHIP: LPC5411X Cyclic Redundancy Check En-
LPC_SCT_T, 599	gine driver, 98
CONTROL_Type, 551	CRC_MODE_SUM_BIT_RVS
_reserved0, 552	CHIP: LPC5411X Cyclic Redundancy Check En-
b, 552	gine driver, 98
FPCA, 552	CRC_MODE_SUM_BITMASK

CRC_MODE_SUM_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 98  CRC_MODE_WRDATA_BIT_RVS  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_BITMASK  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CRC_POLY_CCITT  CRC_POLY_CCITT  CRC_POLY_CCITT  CRC_POLY_CCITT  CRC_POLY_
gine driver, 98  CRC_MODE_WRDATA_BIT_RVS  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_BITMASK  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  LPC_MRT_CH_T, 590 LPC_RTC_T, 596
CRC_MODE_WRDATA_BIT_RVS CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_MODE_WRDATA_BITMASK CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine Creation Check Engine Creation Company Company Check Engine Creation Creation Creation Company Check Engine Creation Cr
CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_BITMASK CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_ROLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  LPC_MRT_CH_T, 590 LPC_RTC_T, 596
gine driver, 99  CRC_MODE_WRDATA_BITMASK CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 590  LPC_MRT_CH_T, 590  LPC_RTC_T, 596
CRC_MODE_WRDATA_BITMASK  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 590  LPC_RTC_T, 596
CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine Check E
gine driver, 99  CRC_MODE_WRDATA_CMPL  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engine Check
CRC_MODE_WRDATA_CMPL CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_POLY_CCITT CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 LPC_MRT_CH_T, 590 LPC_MRT_CH_T, 590 LPC_RTC_T, 596
CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_POLY_CCITT  CHIP: LPC5411X Cyclic Redundancy Check Engree LPC_DMA_T, 579  LPC_GPIOGROUPINT_T, 583  LPC_MRT_CH_T, 590  LPC_RTC_T, 596
gine driver, 99 LPC_GPIOGROUPINT_T, 583 CRC_POLY_CCITT LPC_MRT_CH_T, 590 CHIP: LPC5411X Cyclic Redundancy Check En- LPC_RTC_T, 596
CRC_POLY_CCITT LPC_MRT_CH_T, 590 CHIP: LPC5411X Cyclic Redundancy Check En- LPC_RTC_T, 596
CHIP: LPC5411X Cyclic Redundancy Check En- LPC_RTC_T, 596
CHIP: LPC5411X Cyclic Redundancy Check En- LPC_RTC_T, 596
gine driver, 99 LPC_SCT_T, 600
CRC_POLY_CRC16 LPC_UTICK_T, 624
CHIP: LPC5411X Cyclic Redundancy Check En- SysTick_Type, 643
gine driver, 99 CTRL_H
<u> </u>
CHIP: LPC5411X Cyclic Redundancy Check En- CTRL_L
gine driver, 99 LPC_SCT_T, 600
CRC_POLY_LAST CTRL_U
CHIP: LPC5411X Cyclic Redundancy Check En- LPC_SCT_T, 600
gine driver, 100 CYCCNT
CRC_POLY_T DWT_Type, 557
CHIP: LPC5411X Cyclic Redundancy Check En- channel
gine driver, 99 CHIP: LPC5411X DMA Service driver, 132
CRC_SEED_CCITT ChannelNumber
CUID, LDC5411V Cyclic Dodundonov Chock En 199 AUDIO FORMAT T 500
CHIP: LPC5411X Cyclic Redundancy Check En- I2S_AUDIO_FORMAT_T, 562
gine driver, 99 Chip specific drivers, 437
gine driver, 99 Chip specific drivers, 437 CRC_SEED_CRC16 Chip_ADC_Calibration
gine driver, 99 Chip specific drivers, 437 CRC_SEED_CRC16 Chip_ADC_Calibration CHIP: LPC5411X Cyclic Redundancy Check En- CHIP: LPC5411X A/D conversion driver, 30
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  Chip specific drivers, 437  Chip_ADC_Calibration  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  Chip specific drivers, 437  Chip_ADC_Calibration  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engline driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  Chip specific drivers, 437  Chip_ADC_Calibration  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits  CHIP: LPC5411X A/D conversion driver, 31
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  CSPSR  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_Delnit
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  CSPSR  TPI_Type, 645  CHIP: LPC5411X A/D conversion driver, 31  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral inter-  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DeInit  CHIP: LPC5411X A/D conversion driver, 31
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X A/D conversion driver, 30  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  CSPSR  TPI_Type, 645  CHIP: LPC5411X A/D conversion driver, 31  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  Chip_ADC_Delnit  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_Delnit  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DisableInt
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP SPC SPED_CRC32  Chip_ADC_ClearFlags  CHIP: LPC5411X A/D conversion driver, 30  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_Delnit  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DisableInt  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DisableInt  CHIP: LPC5411X A/D conversion driver, 32
gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  Chip_ADC_ClearSequencerBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_ClearTHRSELBits  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_Delnit  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DisableInt  CHIP: LPC5411X A/D conversion driver, 31  Chip_ADC_DisableSequencer
gine driver, 99  CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPL_Type, 645 CT32B0_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT32B1_IRQn CT32B1_IRQn Chip_specific drivers, 437 Chip_ADC_Calibration CHIP: LPC5411X A/D conversion driver, 30 Chip_ADC_ClearFlags CHIP: LPC5411X A/D conversion driver, 31 Chip_ADC_ClearSequencerBits CHIP: LPC5411X A/D conversion driver, 31 Chip_ADC_Delnit CHIP: LPC5411X A/D conversion driver, 31 Chip_ADC_DisableInt CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_DisableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_DisableSequencer CHIP: LPC5411X A/D conversion driver, 32
GRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPI_Type, 645 CT32B0_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT32B1_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 430 CHIP_5411X: LPC5411X M0 core peripheral inter-rupt numbers, 430 CHIP_5411X: LPC5411X M0 core peripheral inter-rupt numbers, 430 CHIP_5411X: LPC5411X M0 core peripheral inter-CHIP_LPC5411X A/D conversion driver, 32 Chip_ADC_DisableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_DisableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_DisableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableInt
Gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  CT32B1_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP: LPC5411X A/D conversion driver, 32  Chip_ADC_DisableSequencer  CHIP: LPC5411X A/D conversion driver, 32  Chip_ADC_EnableInt  CHIP: LPC5411X A/D conversion driver, 32
Gine driver, 99 CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPI_Type, 645 CT32B0_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 430 CT32B1_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5
Gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  CT32B1_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP: LPC5411X A/D conversion driver, 32  Chip_ADC_DisableSequencer  CHIP: LPC5411X A/D conversion driver, 32  Chip_ADC_EnableInt  CHIP: LPC5411X A/D conversion driver, 32
Gine driver, 99  CRC_SEED_CRC16  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32  CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR  TPI_Type, 645  CT32B0_IRQn  CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428  CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428  CHIP_5411X: LPC5411X M5 conversion driver, 32  CHIP_5411X A/D conversion driver, 32  CHIP_5411X A/D conversi
Gine driver, 99  CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CSPSR TPI_Type, 645 CT32B0_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  CT32B1_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  Chip ADC_Disable Sequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableInt CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableSequ
Gine driver, 99  CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRPC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99  CRPC_SEED_CRC32 CHIP: LPC5411X A/D conversion driver, 30  CSPSR TPI_Type, 645 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  CT32B1_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  CT32B2_IRQn Chip_ADC_GetDataReg Chip_ADC_GetDataReg
Gine driver, 99 CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPL_Type, 645 CT3280_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3281_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430
Gine driver, 99 CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPI_Type, 645 CT3280_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 430 CT3281_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Chip_ADC_GetDataReg CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDivider
Gine driver, 99 CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR CSPSR TPI_Type, 645 CT3280_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3281_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 CT3283_IRQn CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDivider
Gine driver, 99 CRC_SEED_CRC16 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRC_SEED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CRSSED_CRC32 CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 99 CSPSR TPL_Type, 645 CT3280_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3281_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3282_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430 CT3283_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 CT3283_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 431 CHIP_SC5411X A/D conversion driver, 32 Chip_ADC_EnableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableSequencer CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_EnableSequencer CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDataReg CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDivider CHIP: LPC5411X A/D conversion driver, 32 Chip_ADC_GetDivider CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDivider CHIP: LPC5411X A/D conversion driver, 33 Chip_ADC_GetDivider

Chip_ADC_GetSequencerCtrl CHIP: LPC5411X A/D conversion driver, 36	CHIP: LPC5411X Cyclic Redundancy Check Engine driver, 100
Chip_ADC_Init	Chip_CRC_GetMode
CHIP: LPC5411X A/D conversion driver, 36	CHIP: LPC5411X Cyclic Redundancy Check En-
Chip_ADC_SelectTH0Channels	gine driver, 101
CHIP: LPC5411X A/D conversion driver, 37	Chip_CRC_GetSeed
Chip_ADC_SelectTH1Channels	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X A/D conversion driver, 37	gine driver, 101
Chip_ADC_SelectTempSensorInput	Chip_CRC_Init
CHIP: LPC5411X A/D conversion driver, 36	CHIP: LPC5411X Cyclic Redundancy Check En-
Chip_ADC_SetClockRate	gine driver, 101
CHIP: LPC5411X A/D conversion driver, 37	Chip_CRC_SetMode
Chip_ADC_SetDivider	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X A/D conversion driver, 38	gine driver, 101
Chip_ADC_SetSequencerBits	Chip_CRC_SetPoly
CHIP: LPC5411X A/D conversion driver, 38	CHIP: LPC5411X Cyclic Redundancy Check En-
Chip_ADC_SetTHRSELBits	gine driver, 102
CHIP: LPC5411X A/D conversion driver, 40	Chip_CRC_SetSeed
Chip ADC SetThrHighValue	CHIP: LPC5411X Cyclic Redundancy Check En-
	gine driver, 102
CHIP: LPC5411X A/D conversion driver, 40	Chip_CRC_Sum
Chip_ADC_SetThrLowValue	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X A/D conversion driver, 40	gine driver, 102
Chip_ADC_SetThresholdInt	Chip_CRC_UseCCITT
CHIP: LPC5411X A/D conversion driver, 38	CHIP: LPC5411X Cyclic Redundancy Check En-
Chip_ADC_SetupSequencer	gine driver, 103
CHIP: LPC5411X A/D conversion driver, 40	Chip_CRC_UseCRC16
Chip_ADC_StartBurstSequencer	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X A/D conversion driver, 42	gine driver, 103
Chip_ADC_StartSequencer	Chip_CRC_UseCRC32
CHIP: LPC5411X A/D conversion driver, 42	CHIP: LPC5411X Cyclic Redundancy Check En-
Chip_ADC_StopBurstSequencer	gine driver, 103
CHIP: LPC5411X A/D conversion driver, 43	Chip_CRC_UseDefaultConfig
Chip_CPU_CM0Boot	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X CPU multi-core support driver,	gine driver, 103
72	Chip_CRC_Write16
Chip_CPU_CM4Boot	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X CPU multi-core support driver,	gine driver, 104
73	Chip_CRC_Write32
Chip_CPU_IsM4Core	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X CPU multi-core support driver,	gine driver, 104
73 Chin CDI LaMastarCara	Chip_CRC_Write8
Chip_CPU_IsMasterCore	CHIP: LPC5411X Cyclic Redundancy Check En-
CHIP: LPC5411X CPU multi-core support driver,	gine driver, 104
73 Chin CDI I SalantMantarCarra	Chip_Clock_DisablePeriphClock
Chip_CPU_SelectMasterCore	CHIP: LPC5411X Clock Driver, 82
CHIP: LPC5411X CPU multi-core support driver,	Chip_Clock_DisableRTCOsc
	CHIP: LPC5411X Clock Driver, 82
Chip_CRC_CRC16	Chip_Clock_EnablePeriphClock
CHIP: LPC5411X Cyclic Redundancy Check En-	CHIP: LPC5411X Clock Driver, 82
gine driver, 100	Chip_Clock_EnableRTCOsc
CHIP: LPC5411X Cyclic Podundancy Check En	CHIP: LPC5411X Clock Driver, 84
CHIP: LPC5411X Cyclic Redundancy Check En-	CHIP: LPC5411X Clock Driver, 84
gine driver, 100 Chip_CRC_CRC8	CHIP: LPC5411X Clock Driver, 84 Chip. Clock GotADCClockRate
CHIP: LPC5411X Cyclic Redundancy Check En-	Chip_Clock_GetADCClockRate CHIP: LPC5411X Clock Driver, 84
gine driver, 100	Chip_Clock_GetADCClockSource
Chip_CRC_Deinit	CHIP: LPC5411X Clock Driver, 84
5p 5110 501111	5. III . E. 65 // 6166K BITTOI, 07

Chip_Clock_GetAsyncSyscon_ClockRate	Chip_Clock_GetSysTickClockRate
CHIP: LPC5411X Clock Driver, 84	CHIP: LPC5411X Clock Driver, 89
Chip_Clock_GetAsyncSyscon_ClockRate_NoDiv	Chip_Clock_GetSystemClockRate
clock_5411x.c, 777	CHIP: LPC5411X Clock Driver, 89
Chip_Clock_GetAsyncSysconClockSource	Chip_Clock_GetSystemPLLInClockRate
CHIP: LPC5411X Clock Driver, 85	CHIP: LPC5411X PLL Driver, 228
Chip_Clock_GetCLKOUTDiv	Chip_Clock_GetSystemPLLOutClockRate
CHIP: LPC5411X Clock Driver, 85	CHIP: LPC5411X PLL Driver, 228
Chip Clock GetCLKOUTSource	Chip_Clock_GetSystemPLLOutFromSetup
CHIP: LPC5411X Clock Driver, 85	CHIP: LPC5411X PLL Driver, 229
Chip_Clock_GetExtClockInRate	Chip Clock GetSystemPLLOutFromSetupUpdate
CHIP: LPC5411X Clock Driver, 85	pll 5411x.c, 795
Chip_Clock_GetFLEXCOMMClockRate	Chip_Clock_GetUSBClockDiv
CHIP: LPC5411X Clock Driver, 85	CHIP: LPC5411X Clock Driver, 89
Chip_Clock_GetFLEXCOMMClockSource	Chip_Clock_GetUSBClockSource
CHIP: LPC5411X Clock Driver, 86	CHIP: LPC5411X Clock Driver, 89
Chip_Clock_GetFRGClockRate	Chip_Clock_GetWDTOSCRate
CHIP: LPC5411X Clock Driver, 86	CHIP: LPC5411X Clock Driver, 90
Chip_Clock_GetFRGClockSource	Chip Clock IsSystemPLLLocked
CHIP: LPC5411X Clock Driver, 86	CHIP: LPC5411X PLL Driver, 229
Chip_Clock_GetFRGInClockRate	Chip_Clock_SetADCClockDiv
CHIP: LPC5411X Clock Driver, 86	CHIP: LPC5411X Clock Driver, 90
Chip_Clock_GetFROHFRate	Chip_Clock_SetADCClockSource
CHIP: LPC5411X Clock Driver, 86	CHIP: LPC5411X Clock Driver, 90
Chip_Clock_GetIntOscRate	Chip_Clock_SetAsyncSysconClockSource
CHIP: LPC5411X Clock Driver, 77	CHIP: LPC5411X Clock Driver, 90
Chip_Clock_GetMCLKClockRate	Chip_Clock_SetBypassPLL
clock_5411x.c, 777	CHIP: LPC5411X PLL Driver, 229
Chip_Clock_GetMCLKDir	Chip_Clock_SetCLKOUTSource
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X Clock Driver, 91
Chip_Clock_GetMCLKDiv	Chip_Clock_SetFLEXCOMMClockSource
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X Clock Driver, 91
Chip_Clock_GetMCLKSource	Chip_Clock_SetFRGClockRate
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X Clock Driver, 91
Chip_Clock_GetMain_A_ClockRate	Chip_Clock_SetFRGClockSource
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 91
Chip_Clock_GetMain_A_ClockSource	Chip_Clock_SetMCLKClockSource
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 93
Chip_Clock_GetMain_B_ClockRate	Chip_Clock_SetMCLKDir
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 93
Chip_Clock_GetMain_B_ClockSource	Chip Clock SetMCLKDirInput
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 93
Chip_Clock_GetMainClockRate	Chip_Clock_SetMCLKDirOutput
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 93
Chip Clock GetMainClockSource	Chip_Clock_SetMain_A_ClockSource
CHIP: LPC5411X Clock Driver, 87	CHIP: LPC5411X Clock Driver, 92
Chip Clock GetPIIConfig	Chip_Clock_SetMain_B_ClockSource
pll_5411x.c, 795	CHIP: LPC5411X Clock Driver, 92
Chip_Clock_GetRTCOsc	Chip_Clock_SetMainClockSource
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X Clock Driver, 92
Chip_Clock_GetRTCOscRate	Chip_Clock_SetPLLFreq
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X PLL Driver, 229
Chip_Clock_GetStoredPLLClockRate	Chip_Clock_SetStoredPLLClockRate
CHIP: LPC5411X PLL Driver, 228	CHIP: LPC5411X PLL Driver, 230
Chip_Clock_GetSysClockDiv	Chip_Clock_SetSysClockDiv
CHIP: LPC5411X Clock Driver, 88	CHIP: LPC5411X Clock Driver, 93
Chip_Clock_GetSysTickClockDiv	Chip_Clock_SetSysTickClockDiv
CHIP: LPC5411X Clock Driver, 89	CHIP: LPC5411X Clock Driver, 95

Chip\_Clock\_SetSystemPLLSource CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X PLL Driver, 230 channel functions (legacy), 115 Chip\_Clock\_SetUSBClockSource Chip\_DMA\_GetChannelStatus CHIP: LPC5411X Clock Driver, 95 CHIP: LPC5411X DMA Controller driver channel Chip Clock SetWDTOSCRate specific functions (legacy), 106 CHIP: LPC5411X Clock Driver, 95 Chip DMA GetEnableIntChannels Chip Clock SetupPLLData CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X PLL Driver, 230 channel functions (legacy), 115 Chip\_Clock\_SetupSystemPLL Chip\_DMA\_GetEnabledChannels CHIP: LPC5411X PLL Driver, 231 CHIP: LPC5411X DMA Controller driver common Chip Clock SetupSystemPLLPrec channel functions (legacy), 115 CHIP: LPC5411X PLL Driver, 231 Chip DMA GetErrorIntChannels Chip DMA AbortChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common channel functions (legacy), 116 channel functions (legacy), 111 Chip DMA GetIntStatus Chip DMA ClearActiveIntAChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common functions (legacy), 119 channel functions (legacy), 112 Chip\_DMA\_GetSRAMBase Chip DMA ClearActiveIntBChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common functions (legacy), 119 channel functions (legacy), 112 Chip DMA Init Chip\_DMA\_ClearErrorIntChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common functions (legacy), 119 channel functions (legacy), 112 Chip\_DMA\_SWTriggerChannel Chip DMA ClearTranBits CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver channel specific functions (legacy), 110 specific functions (legacy), 105 Chip\_DMA\_SetChannelInValid Chip DMA Delnit CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver common specific functions (legacy), 106 functions (legacy), 118 Chip DMA SetChannelValid Chip DMA Disable CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver common specific functions (legacy), 106 functions (legacy), 118 Chip DMA SetSRAMBase Chip DMA DisableChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common functions (legacy), 119 channel functions (legacy), 113 Chip\_DMA\_SetTranBits Chip DMA DisableIntChannel CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver common specific functions (legacy), 106 channel functions (legacy), 113 Chip DMA SetTrigChannel Chip DMA Enable CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common channel functions (legacy), 116 functions (legacy), 118 Chip\_DMA\_SetValidChannel Chip DMA EnableChannel CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver common channel functions (legacy), 116 channel functions (legacy), 113 Chip DMA SetupChannelConfig Chip DMA EnableIntChannel CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver common specific functions (legacy), 108 channel functions (legacy), 113 Chip DMA SetupChannelTransfer Chip DMA GetActiveChannels CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver channel specific functions (legacy), 108 channel functions (legacy), 114 Chip\_DMA\_SetupChannelTransferSize Chip DMA GetActiveIntAChannels CHIP: LPC5411X DMA Controller driver channel CHIP: LPC5411X DMA Controller driver common channel functions (legacy), 114 specific functions (legacy), 109 Chip\_DMA\_SetupTranChannel Chip DMA GetActiveIntBChannels CHIP: LPC5411X DMA Controller driver common CHIP: LPC5411X DMA Controller driver channel channel functions (legacy), 114 specific functions (legacy), 109

Chip\_DMA\_GetBusyChannels

Chip\_DMA\_Table

CHIP: LPC5411X DMA Controller driver channel	Chip_GPIO_GetPinState
specific functions (legacy), 110	CHIP: LPC5411X GPIO driver, 153
Chip_DMASERVICE_DoubleBuffer	Chip_GPIO_GetPortDIR
CHIP: LPC5411X DMA Service driver, 129	CHIP: LPC5411X GPIO driver, 153
Chip_DMASERVICE_ErrorHandler	Chip_GPIO_GetPortMask
dma_service_5411x.c, 779	CHIP: LPC5411X GPIO driver, 155
Chip_DMASERVICE_Init	Chip_GPIO_GetPortValue
CHIP: LPC5411X DMA Service driver, 130	CHIP: LPC5411X GPIO driver, 155
Chip_DMASERVICE_Isr	Chip_GPIO_Init
CHIP: LPC5411X DMA Service driver, 130	CHIP: LPC5411X GPIO driver, 155
Chip_DMASERVICE_RegisterCb	Chip_GPIO_ReadDirBit
CHIP: LPC5411X DMA Service driver, 130	CHIP: LPC5411X GPIO driver, 156
Chip_DMASERVICE_SingleBuffer	Chip_GPIO_ReadPortBit
CHIP: LPC5411X DMA Service driver, 130	CHIP: LPC5411X GPIO driver, 156
Chip_DMIC_CfgChannel	Chip_GPIO_ReadValue
CHIP: LPC5411X DMIC driver, 138	CHIP: LPC5411X GPIO driver, 156
Chip_DMIC_CfgChannelDc	Chip_GPIO_SetDir
CHIP: LPC5411X DMIC driver, 139	• — —
	CHIP: LPC5411X GPIO driver, 157
Chip_DMIC_CfgIO	Chip_GPIO_SetMaskedPortValue
CHIP: LPC5411X DMIC driver, 139	CHIP: LPC5411X GPIO driver, 157
Chip_DMIC_EnableChannnel	Chip_GPIO_SetPinDIR
CHIP: LPC5411X DMIC driver, 139	CHIP: LPC5411X GPIO driver, 157
Chip_DMIC_FifoChannel	Chip_GPIO_SetPinDIRInput
CHIP: LPC5411X DMIC driver, 139	CHIP: LPC5411X GPIO driver, 157
Chip_DMIC_FifoClearStatus	Chip_GPIO_SetPinDIROutput
CHIP: LPC5411X DMIC driver, 141	CHIP: LPC5411X GPIO driver, 158
Chip_DMIC_FifoGetData	Chip_GPIO_SetPinOutHigh
CHIP: LPC5411X DMIC driver, 141	CHIP: LPC5411X GPIO driver, 158
Chip_DMIC_FifoGetStatus	Chip_GPIO_SetPinOutLow
CHIP: LPC5411X DMIC driver, 141	CHIP: LPC5411X GPIO driver, 158
Chip_DMIC_Init	Chip_GPIO_SetPinState
CHIP: LPC5411X DMIC driver, 141	CHIP: LPC5411X GPIO driver, 159
Chip_DMIC_SetOpMode	Chip_GPIO_SetPinToggle
CHIP: LPC5411X DMIC driver, 143	CHIP: LPC5411X GPIO driver, 159
Chip_DMIC_Use2fs	Chip_GPIO_SetPortDIR
CHIP: LPC5411X DMIC driver, 143	CHIP: LPC5411X GPIO driver, 159
Chip_FLEXCOMM_DeInit	Chip_GPIO_SetPortDIRInput
CHIP: LPC5411X flexcomm API, 380	CHIP: LPC5411X GPIO driver, 160
Chip_FLEXCOMM_GetFunc	Chip_GPIO_SetPortDIROutput
CHIP: LPC5411X flexcomm API, 380	CHIP: LPC5411X GPIO driver, 160
Chip_FLEXCOMM_GetIndex	Chip_GPIO_SetPortMask
CHIP: LPC5411X flexcomm API, 380	CHIP: LPC5411X GPIO driver, 160
Chip_FLEXCOMM_Init	Chip_GPIO_SetPortOutHigh
CHIP: LPC5411X flexcomm API, 382	CHIP: LPC5411X GPIO driver, 162
Chip_FLEXCOMM_IsLocked	Chip_GPIO_SetPortOutLow
CHIP: LPC5411X flexcomm API, 382	CHIP: LPC5411X GPIO driver, 162
Chip_FLEXCOMM_Lock	Chip_GPIO_SetPortToggle
CHIP: LPC5411X flexcomm API, 382	CHIP: LPC5411X GPIO driver, 162
Chip_FLEXCOMM_SetPeriph	Chip_GPIO_SetPortValue
CHIP: LPC5411X flexcomm API, 382	CHIP: LPC5411X GPIO driver, 163
Chip_GPIO_ClearValue	Chip_GPIO_SetValue
CHIP: LPC5411X GPIO driver, 151	CHIP: LPC5411X GPIO driver, 163
Chip_GPIO_Delnit	Chip_GPIO_WriteDirBit
CHIP: LPC5411X GPIO driver, 151	CHIP: LPC5411X GPIO driver, 163
Chip_GPIO_GetMaskedPortValue	Chip_GPIO_WritePortBit
CHIP: LPC5411X GPIO driver, 153	CHIP: LPC5411X GPIO driver, 164
Chip_GPIO_GetPinDIR	Chip_GPIOGP_ClearIntStatus
CHIP: LPC5411X GPIO driver, 153	CHIP: LPC5411X GPIO group driver, 166
	• • •

Chip_GPIOGP_DeInit	Chip_I2CM_SetBusSpeed
CHIP: LPC5411X GPIO group driver, 166	CHIP: LPC5411X I2C master-only driver, 176
Chip_GPIOGP_DisableGroupPins	Chip_I2CM_SetDutyCycle
CHIP: LPC5411X GPIO group driver, 166	CHIP: LPC5411X I2C master-only driver, 176
Chip GPIOGP EnableGroupPins	Chip I2CM WriteByte
CHIP: LPC5411X GPIO group driver, 167	CHIP: LPC5411X I2C master-only driver, 177
Chip_GPIOGP_GetIntStatus	Chip_I2CM_Xfer
CHIP: LPC5411X GPIO group driver, 167	CHIP: LPC5411X I2C master-only driver, 177
Chip_GPIOGP_Init	Chip_I2CM_XferBlocking
CHIP: LPC5411X GPIO group driver, 167	CHIP: LPC5411X I2C master-only driver, 178
Chip_GPIOGP_SelectAndMode	Chip I2CM XferHandler
CHIP: LPC5411X GPIO group driver, 168	CHIP: LPC5411X I2C master-only driver, 178
Chip_GPIOGP_SelectEdgeMode	Chip_I2CS_ClearStatus
CHIP: LPC5411X GPIO group driver, 168	CHIP: LPC5411X I2C slave-only driver, 181
Chip_GPIOGP_SelectHighLevel	Chip_I2CS_Disable
CHIP: LPC5411X GPIO group driver, 168	CHIP: LPC5411X I2C slave-only driver, 181
Chip_GPIOGP_SelectLevelMode	Chip_I2CS_DisableSlaveAddr
CHIP: LPC5411X GPIO group driver, 168	CHIP: LPC5411X I2C slave-only driver, 181
Chip_GPIOGP_SelectLowLevel	Chip_I2CS_Enable
CHIP: LPC5411X GPIO group driver, 170	CHIP: LPC5411X I2C slave-only driver, 182
Chip_GPIOGP_SelectOrMode	Chip_I2CS_EnableSlaveAddr
CHIP: LPC5411X GPIO group driver, 170	CHIP: LPC5411X I2C slave-only driver, 182
Chip_I2C_ClearInt	Chip_I2CS_GetSlaveAddr
CHIP: LPC5411x I2C driver, 411	CHIP: LPC5411X I2C slave-only driver, 182
Chip_I2C_Delnit	Chip_I2CS_GetSlaveMatchIndex
CHIP: LPC5411x I2C driver, 412	CHIP: LPC5411X I2C slave-only driver, 182
Chip_I2C_DisableInt	Chip_I2CS_GetSlaveState
• — —	CHIP: LPC5411X I2C slave-only driver, 183
CHIP: LPC5411x I2C driver, 412	-
Chip_I2C_EnableInt	Chip_I2CS_GetStatus
CHIP: LPC5411x I2C driver, 412	CHIP: LPC5411X I2C slave-only driver, 183
Chip_I2C_GetClockDiv	Chip_I2CS_IsSlaveDeSelected
CHIP: LPC5411x I2C driver, 412	CHIP: LPC5411X I2C slave-only driver, 183
Chip_I2C_GetPendingInt	Chip_I2CS_IsSlavePending
CHIP: LPC5411x I2C driver, 413	CHIP: LPC5411X I2C slave-only driver, 183
Chip_I2C_Init	Chip_I2CS_IsSlaveSelected
CHIP: LPC5411x I2C driver, 413	CHIP: LPC5411X I2C slave-only driver, 184
Chip_I2C_SetClockDiv	Chip_I2CS_ReadByte
CHIP: LPC5411x I2C driver, 413	CHIP: LPC5411X I2C slave-only driver, 184
Chip_I2CM_ClearStatus	Chip_I2CS_SetSlaveAddr
CHIP: LPC5411X I2C master-only driver, 173	CHIP: LPC5411X I2C slave-only driver, 184
Chip_I2CM_Disable	Chip_I2CS_SetSlaveQual0
CHIP: LPC5411X I2C master-only driver, 173	CHIP: LPC5411X I2C slave-only driver, 185
Chip_I2CM_Enable	Chip_I2CS_SlaveContinue
CHIP: LPC5411X I2C master-only driver, 173	CHIP: LPC5411X I2C slave-only driver, 185
Chip_I2CM_GetMasterState	Chip_I2CS_SlaveDisableDMA
CHIP: LPC5411X I2C master-only driver, 173	CHIP: LPC5411X I2C slave-only driver, 185
Chip_I2CM_GetStatus	Chip_I2CS_SlaveEnableDMA
CHIP: LPC5411X I2C master-only driver, 174	CHIP: LPC5411X I2C slave-only driver, 186
Chip_I2CM_IsMasterPending	Chip_I2CS_SlaveNACK
CHIP: LPC5411X I2C master-only driver, 174	CHIP: LPC5411X I2C slave-only driver, 186
Chip_I2CM_MasterContinue	Chip_I2CS_WriteByte
CHIP: LPC5411X I2C master-only driver, 174	CHIP: LPC5411X I2C slave-only driver, 186
Chip_I2CM_ReadByte	Chip_I2CS_XferHandler
CHIP: LPC5411X I2C master-only driver, 175	CHIP: LPC5411X I2C slave-only driver, 187
Chip_I2CM_SendStart	Chip_I2S_ClearStatus
CHIP: LPC5411X I2C master-only driver, 175	i2s_5411x.h, 730
Chip_I2CM_SendStop	Chip_I2S_CIrFIFOStatus
CHIP: LPC5411X I2C master-only driver, 175	i2s_5411x.h, 730

Chip_I2S_Config	CHIP: Common Chip ISP/IAP commands and re-
i2s_5411x.c, 781	turn codes, 51
i2s_5411x.h, 731	Chip_IAP_CopyRamToFlash
Chip_I2S_DeInit	CHIP: Common Chip ISP/IAP commands and re-
i2s_5411x.h, 731	turn codes, 51
Chip_I2S_ErrorHandler	Chip_IAP_ErasePage
i2s_5411x.c, 781	CHIP: Common Chip ISP/IAP commands and re-
i2s_5411x.h, 731	turn codes, 51
Chip I2S FIFO ClearStatus	Chip_IAP_EraseSector
i2s 5411x.h, 731	CHIP: Common Chip ISP/IAP commands and re-
Chip_I2S_FIFO_ClrInterrupt	turn codes, 52
i2s 5411x.h, 733	Chip_IAP_PreSectorForReadWrite
Chip_I2S_FIFO_Config	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 52
i2s_5411x.c, 782	Chip_IAP_ReadBootCode
i2s_5411x.h, 733	CHIP: Common Chip ISP/IAP commands and re-
Chip_I2S_FIFO_Control	turn codes, 52
i2s_5411x.c, 782	Chip IAP ReadPID
i2s_5411x.h, 733	CHIP: Common Chip ISP/IAP commands and re-
Chip_I2S_FIFO_GetPendingInts	turn codes, 53
i2s_5411x.h, 733	Chip IAP ReadUID
Chip_I2S_FIFO_SetInterrupt	CHIP: Common Chip ISP/IAP commands and re-
i2s_5411x.h, 734	turn codes, 53
Chip_I2S_GetFIFORxLevel	
i2s_5411x.h, 734	Chip_IAP_ReinvokeISP
Chip_I2S_GetFIFOStatus	CHIP: Common Chip ISP/IAP commands and re-
i2s_5411x.h, 734	turn codes, 53
Chip_I2S_GetFIFOTrigLevel	Chip_INMUX_PinIntSel
i2s_5411x.h, 734	CHIP: LPC5411X Input Mux Registers and Driver,
Chip_I2S_GetFIFOTxLevel	195
i2s_5411x.h, 735	Chip_INMUX_SetDMAOutMux
Chip_I2S_GetStatus	CHIP: LPC5411X Input Mux Registers and Driver,
i2s_5411x.h, 735	195
Chip_I2S_Init	Chip_INMUX_SetDMATrigger
• — —	CHIP: LPC5411X Input Mux Registers and Driver,
i2s_5411x.c, 782	196
i2s_5411x.h, 735	Chip_INMUX_SetFreqMeasRefClock
Chip_I2S_Pause	CHIP: LPC5411X Input Mux Registers and Driver,
i2s_5411x.h, 735	196
Chip_I2S_Play	Chip_INMUX_SetFreqMeasTargClock
i2s_5411x.h, 736	CHIP: LPC5411X Input Mux Registers and Driver,
Chip_I2S_RX_Init	196
i2s_5411x.h, 736	Chip_IOCON_PinMux
Chip_I2S_Receive	CHIP: LPC5411X IOCON register block and driver,
i2s_5411x.h, 736	192
Chip_I2S_Send	Chip_IOCON_PinMuxSet
i2s_5411x.h, 736	CHIP: LPC5411X IOCON register block and driver,
Chip_I2S_SetFIFOTrigLevel	192
i2s_5411x.h, 737	Chip IOCON SetPinMuxing
Chip_I2S_Start	CHIP: LPC5411X IOCON register block and driver,
i2s_5411x.h, 737	192
Chip_I2S_Stop	Chip_MBOX_ClearValueBits
i2s_5411x.h, 737	CHIP: LPC5411X Mailbox M4/M0+ driver, 206
Chip_I2S_TX_Init	Chip_MBOX_DeInit
i2s_5411x.h, 738	CHIP: LPC5411X Mailbox M4/M0+ driver, 206
Chip_IAP_BlankCheckSector	
	Chip_MBOX_GetMutex
CHIP: Common Chip ISP/IAP commands and re-	CHIP: LPC5411X Mailbox M4/M0+ driver, 206
turn codes, 50	Chip_MBOX_GetValue
Chip_IAP_Compare	CHIP: LPC5411X Mailbox M4/M0+ driver, 206

Chip_MBOX_Init	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Mailbox M4/M0+ driver, 208	driver, 243
Chip_MBOX_SetMutex	Chip_PININT_ClearIntStatus
CHIP: LPC5411X Mailbox M4/M0+ driver, 208	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MBOX_SetValue	driver, 243
CHIP: LPC5411X Mailbox M4/M0+ driver, 208	Chip_PININT_ClearRiseStates
Chip_MBOX_SetValueBits	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Mailbox M4/M0+ driver, 209	driver, 243
Chip_MRT_ClearIntPending	Chip_PININT_DeInit
CHIP: LPC5411X Multi-Rate Timer driver, 217	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_DeInit	driver, 244
CHIP: LPC5411X Multi-Rate Timer driver, 217	Chip_PININT_DisableIntHigh
Chip_MRT_GetEnabled	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 217	driver, 244
Chip_MRT_GetIdleChannel	Chip_PININT_DisableIntLow
CHIP: LPC5411X Multi-Rate Timer driver, 218	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_GetIdleChannelShifted	driver, 244
CHIP: LPC5411X Multi-Rate Timer driver, 218	Chip_PININT_DisablePatternMatch
Chip_MRT_GetIntPending	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 218	driver, 244
Chip_MRT_GetIntPendingByChannel	Chip_PININT_DisablePatternMatchRxEv
CHIP: LPC5411X Multi-Rate Timer driver, 218	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_GetInterval	driver, 245
CHIP: LPC5411X Multi-Rate Timer driver, 218	Chip_PININT_EnableIntHigh
Chip_MRT_GetMode	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 219	driver, 245
Chip_MRT_GetRegPtr	Chip_PININT_EnableIntLow
CHIP: LPC5411X Multi-Rate Timer driver, 219	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_GetTimer	driver, 245
CHIP: LPC5411X Multi-Rate Timer driver, 219	Chip_PININT_EnablePatternMatch
Chip_MRT_Init	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 219	driver, 245
Chip_MRT_IntClear	Chip_PININT_EnablePatternMatchRxEv
CHIP: LPC5411X Multi-Rate Timer driver, 219	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_IntPending	driver, 246
CHIP: LPC5411X Multi-Rate Timer driver, 220	Chip_PININT_GetFallStates
Chip_MRT_IsOneShotMode	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 220	driver, 246
Chip_MRT_IsRepeatMode	Chip_PININT_GetHighEnabled
CHIP: LPC5411X Multi-Rate Timer driver, 220	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_Running	driver, 246
CHIP: LPC5411X Multi-Rate Timer driver, 220	Chip_PININT_GetIntStatus
Chip_MRT_SetDisabled	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 221	driver, 246
Chip_MRT_SetEnabled	Chip_PININT_GetLowEnabled
CHIP: LPC5411X Multi-Rate Timer driver, 221	CHIP: LPC5411X Pin Interrupt and Pattern Match
Chip_MRT_SetInterval	driver, 247
CHIP: LPC5411X Multi-Rate Timer driver, 221	Chip_PININT_GetPatternMatchState
Chip_MRT_SetMode	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X Multi-Rate Timer driver, 221	driver, 247
Chip_PININT_BITSLICE_CFG_T	Chip_PININT_GetPinMode
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 247
Chip_PININT_BITSLICE_T	Chip_PININT_GetRiseStates
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 247
Chip_PININT_ClearFallStates	Chip_PININT_Init

CHIP: LPC5411X Pin Interrupt and Pattern Match	Chip_RTC_Enable1KHZ
driver, 248	CHIP: LPC5411X Real Time clock, 262
Chip_PININT_SELECT_T	Chip_RTC_EnableOptions
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Real Time clock, 262
driver, 242	Chip_RTC_EnableWakeup
Chip_PININT_SetPatternMatchConfig	CHIP: LPC5411X Real Time clock, 263
CHIP: LPC5411X Pin Interrupt and Pattern Match	Chip_RTC_GetAlarm
driver, 248	CHIP: LPC5411X Real Time clock, 263
Chip_PININT_SetPatternMatchSrc	Chip_RTC_GetCount
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Real Time clock, 263
driver, 248	Chip_RTC_GetStatus
Chip_PININT_SetPinModeEdge	CHIP: LPC5411X Real Time clock, 264
CHIP: LPC5411X Pin Interrupt and Pattern Match	Chip_RTC_GetWake
driver, 249	CHIP: LPC5411X Real Time clock, 264
Chip_PININT_SetPinModeLevel	Chip_RTC_Init
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Real Time clock, 264
driver, 249	Chip_RTC_PowerDown
Chip_PMU_DisableBODInt	CHIP: LPC5411X Real Time clock, 264
CHIP: LPC5411X Power Management declarations	Chip RTC PowerUp
and functions, 255	CHIP: LPC5411X Real Time clock, 265
Chip_PMU_DisableBODReset	Chip_RTC_Reset
CHIP: LPC5411X Power Management declarations	CHIP: LPC5411X Real Time clock, 265
and functions, 255	Chip RTC SetAlarm
Chip_PMU_EnableBODInt	CHIP: LPC5411X Real Time clock, 265
CHIP: LPC5411X Power Management declarations	Chip_RTC_SetCount
and functions, 255	CHIP: LPC5411X Real Time clock, 265
Chip_PMU_EnableBODReset	Chip_RTC_SetWake
CHIP: LPC5411X Power Management declarations	CHIP: LPC5411X Real Time clock, 267
and functions, 256	Chip_SCT_ClearControl
Chip_PMU_SetBODLevels	CHIP: LPC5411X State Configurable Timer driver,
CHIP: LPC5411X Power Management declarations	317
and functions, 256	Chip_SCT_ClearEventFlag
Chip_POWER_EnterPowerMode	CHIP: LPC5411X State Configurable Timer driver,
CHIP: LPC5411X Power LIBRARY functions, 252	318
Chip_POWER_GetROMVersion	Chip_SCT_Config
CHIP: LPC5411X Power LIBRARY functions, 252	CHIP: LPC5411X State Configurable Timer driver
Chip_POWER_SetFROHFRate	318
CHIP: LPC5411X Power LIBRARY functions, 252	Chip_SCT_DeInit
Chip_POWER_SetLowPowerVoltage	CHIP: LPC5411X State Configurable Timer driver
CHIP: LPC5411X Power LIBRARY functions, 252	318
Chip_POWER_SetPLL	Chip_SCT_DisableEventInt
CHIP: LPC5411X Power LIBRARY functions, 253	CHIP: LPC5411X State Configurable Timer driver,
Chip_POWER_SetVoltage	318
CHIP: LPC5411X Power LIBRARY functions, 253	Chip SCT EnableEventInt
Chip_RTC_ClearStatus	CHIP: LPC5411X State Configurable Timer driver
CHIP: LPC5411X Real Time clock, 260	319
Chip_RTC_DeInit	Chip_SCT_EventControl
CHIP: LPC5411X Real Time clock, 260	CHIP: LPC5411X State Configurable Timer driver,
Chip_RTC_Disable	319
CHIP: LPC5411X Real Time clock, 260	Chip_SCT_EventStateMask
Chip_RTC_Disable1KHZ	CHIP: LPC5411X State Configurable Timer driver,
CHIP: LPC5411X Real Time clock, 261	319
Chip_RTC_DisableOptions	Chip_SCT_Init
CHIP: LPC5411X Real Time clock, 261	CHIP: LPC5411X State Configurable Timer driver,
Chip_RTC_DisableWakeup	319
CHIP: LPC5411X Real Time clock, 261	Chip_SCT_Limit
Chip_RTC_Enable	CHIP: LPC5411X State Configurable Timer driver,
CHIP: LPC5411X Real Time clock, 262	321
, -	

Chip_SCT_SetClrControl	CHIP: LPC5411X SPI driver, 281
CHIP: LPC5411X State Configurable Timer driver,	Chip_SPI_ConfigureSPI
321	CHIP: LPC5411X SPI driver, 281
Chip_SCT_SetConflictResolution	Chip_SPI_DeInit
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X SPI driver, 283
321	Chip_SPI_Disable
	• — —
Chip_SCT_SetControl	CHIP: LPC5411X SPI driver, 283
CHIP: LPC5411X State Configurable Timer driver,	Chip_SPI_DisableFIFOInts
322	CHIP: LPC5411X SPI driver, 283
Chip_SCT_SetCount	Chip_SPI_DisableInts
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X SPI driver, 283
322	Chip_SPI_Enable
Chip_SCT_SetCountH	CHIP: LPC5411X SPI driver, 284
CHIP: LPC5411X State Configurable Timer driver,	Chip_SPI_EnableFIFOInts
322	CHIP: LPC5411X SPI driver, 284
Chip_SCT_SetCountL	Chip_SPI_EnableInts
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X SPI driver, 284
322	Chip_SPI_EnableLSBFirst
Chip_SCT_SetMatchCount	CHIP: LPC5411X SPI driver, 284
CHIP: LPC5411X State Configurable Timer driver,	
	Chip_SPI_EnableMSBFirst
323	CHIP: LPC5411X SPI driver, 285
Chip_SCT_SetMatchReload	Chip_SPI_EnableSlaveMode
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X SPI driver, 285
323	Chip_SPI_FlushFIFOs
Chip_SCTPWM_GetDutyCycle	CHIP: LPC5411X SPI driver, 272
CHIP: LPC5411X State Configurable Timer PWM	Chip_SPI_FlushFifos
driver, 303	CHIP: LPC5411X SPI driver, 285
Chip_SCTPWM_GetTicksPerCycle	Chip_SPI_GetEnabledInts
CHIP: LPC5411X State Configurable Timer PWM	CHIP: LPC5411X SPI driver, 285
driver, 303	Chip_SPI_GetFIFOEnabledInts
Chip_SCTPWM_Init	CHIP: LPC5411X SPI driver, 286
CHIP: LPC5411X State Configurable Timer PWM	Chip_SPI_GetFIFOPendingInts
driver, 304	CHIP: LPC5411X SPI driver, 286
Chip_SCTPWM_PercentageToTicks	
· –	Chip_SPI_GetFIFOStatus CHIP: LPC5411X SPI driver, 286
CHIP: LPC5411X State Configurable Timer PWM	•
driver, 304	Chip_SPI_GetFIFOTrigLevel
Chip_SCTPWM_SetDutyCycle	CHIP: LPC5411X SPI driver, 286
CHIP: LPC5411X State Configurable Timer PWM	Chip_SPI_GetPendingInts
driver, 304	CHIP: LPC5411X SPI driver, 288
Chip_SCTPWM_SetOutPin	Chip_SPI_GetStatus
CHIP: LPC5411X State Configurable Timer PWM	CHIP: LPC5411X SPI driver, 288
driver, 305	Chip_SPI_Init
Chip_SCTPWM_SetRate	CHIP: LPC5411X SPI driver, 288
CHIP: LPC5411X State Configurable Timer PWM	Chip_SPI_ReadFIFO
driver, 305	CHIP: LPC5411X SPI driver, 272
Chip_SCTPWM_Start	Chip_SPI_ReadFIFOdata
CHIP: LPC5411X State Configurable Timer PWM	CHIP: LPC5411X SPI driver, 272
driver, 305	Chip_SPI_ReadRXData
Chip_SCTPWM_Stop	• — —
	CHIP: LPC5411X SPI driver, 289
CHIP: LPC5411X State Configurable Timer PWM	Chip_SPI_ReadRawRXFifo
driver, 306	CHIP: LPC5411X SPI driver, 288
Chip_SPI_ClearCFGRegBits	Chip_SPI_SetCFGRegBits
CHIP: LPC5411X SPI driver, 280	CHIP: LPC5411X SPI driver, 289
Chip_SPI_ClearFIFOCfg	Chip_SPI_SetCSPolHigh
CHIP: LPC5411X SPI driver, 281	CHIP: LPC5411X SPI driver, 289
Chip_SPI_ClearFIFOStatus	Chip_SPI_SetCSPolLow
CHIP: LPC5411X SPI driver, 281	CHIP: LPC5411X SPI driver, 290
Chip SPI ClearStatus	Chip SPI SetFIFOCfa

CHIP: LPC5411X SPI driver, 290	CHIP: LPC5411X System and Control Driver, 334
Chip_SPI_SetFIFOTrigLevel	Chip_SYSCON_EnableNMISource
CHIP: LPC5411X SPI driver, 290	CHIP: LPC5411X System and Control Driver, 334
Chip_SPI_SetSPIMode	Chip_SYSCON_EnableWakeup
CHIP: LPC5411X SPI driver, 291	CHIP: LPC5411X System and Control Driver, 335
Chip_SPI_SetTXCTRLData	Chip_SYSCON_GetCompFreqMeas
CHIP: LPC5411X SPI driver, 291	CHIP: LPC5411X System and Control Driver, 335
Chip_SPI_WriteFIFO	Chip_SYSCON_GetDeviceID
CHIP: LPC5411X SPI driver, 291	CHIP: LPC5411X System and Control Driver, 335
Chip_SPI_WriteFIFOcd	Chip SYSCON GetMemoryMap
CHIP: LPC5411X SPI driver, 272	CHIP: LPC5411X System and Control Driver, 335
Chip_SPI_WriteFIFOdata	Chip_SYSCON_GetPORPIOStatus
CHIP: LPC5411X SPI driver, 272	CHIP: LPC5411X System and Control Driver, 335
Chip_SPI_WriteTXData	Chip_SYSCON_GetPowerStates
CHIP: LPC5411X SPI driver, 291	CHIP: LPC5411X System and Control Driver, 337
Chip_SPIM_DelayConfig	Chip_SYSCON_GetRawFreqMeasCapval
CHIP: LPC5411X SPI master driver, 295	CHIP: LPC5411X System and Control Driver, 337
Chip_SPIM_DisableLoopBack	Chip_SYSCON_GetResetPIOStatus
CHIP: LPC5411X SPI master driver, 296	CHIP: LPC5411X System and Control Driver, 337
Chip_SPIM_EnableLoopBack	Chip_SYSCON_GetSystemRSTStatus
CHIP: LPC5411X SPI master driver, 296	CHIP: LPC5411X System and Control Driver, 337
Chip_SPIM_ForceEndOfTransfer	Chip_SYSCON_IsFreqMeasComplete
CHIP: LPC5411X SPI master driver, 296	CHIP: LPC5411X System and Control Driver, 338
Chip_SPIM_GetClockRate	Chip_SYSCON_Map
CHIP: LPC5411X SPI master driver, 296	CHIP: LPC5411X System and Control Driver, 338
Chip_SPIM_SetClockRate	Chip_SYSCON_PeriphReset
CHIP: LPC5411X SPI master driver, 297	CHIP: LPC5411X System and Control Driver, 338
Chip_SPIM_Xfer	Chip_SYSCON_PowerDown
CHIP: LPC5411X SPI master driver, 297	CHIP: LPC5411X System and Control Driver, 338
Chip_SPIM_XferBlocking	Chip_SYSCON_PowerUp
CHIP: LPC5411X SPI master driver, 298	CHIP: LPC5411X System and Control Driver, 339
Chip_SPIM_XferFIFO	Chip_SYSCON_SetFLASHAccess
CHIP: LPC5411X SPI master driver, 298	CHIP: LPC5411X System and Control Driver, 339
Chip_SPIM_XferHandler	Chip_SYSCON_SetNMISource
CHIP: LPC5411X SPI master driver, 299	CHIP: LPC5411X System and Control Driver, 339
Chip_SPIS_DisableInts	Chip_SYSCON_SetSYSTCKCAL
CHIP: LPC5411X SPI slave driver, 300	CHIP: LPC5411X System and Control Driver, 339
Chip_SPIS_EnableInts	Chip_SYSCON_SetUSARTFRGCtrl
CHIP: LPC5411X SPI slave driver, 301	CHIP: LPC5411X System and Control Driver, 340
Chip_SPIS_Init	Chip_SYSCON_StartFreqMeas
CHIP: LPC5411X SPI slave driver, 301	CHIP: LPC5411X System and Control Driver, 340
Chip_SPIS_LoadFIFO	Chip_SetupExtInClocking
CHIP: LPC5411X SPI slave driver, 301	CHIP: LPC5411X support functions, 385
Chip_SPIS_ReadFIFO	Chip_SetupFROClocking
CHIP: LPC5411X SPI slave driver, 302	CHIP: LPC5411X support functions, 385
Chip_SPIS_XferHandler	Chip_SetupIrcClocking
CHIP: LPC5411X SPI slave driver, 302	CHIP: LPC5411X support functions, 385
Chip_SYSCON_ClearSystemRSTStatus	Chip_SystemInit
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X support functions, 386
Chip_SYSCON_DisableAutoClocking	Chip_TIMER_CaptureDisableInt
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X 32-bit Timer driver, 61
Chip_SYSCON_DisableNMISource	Chip_TIMER_CaptureEnableInt
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X 32-bit Timer driver, 61
Chip_SYSCON_DisableWakeup	Chip_TIMER_CaptureFallingEdgeDisable
CHIP: LPC5411X System and Control Driver, 334	CHIP: LPC5411X 32-bit Timer driver, 61
Chip_SYSCON_Enable_ASYNC_Syscon	Chip_TIMER_CaptureFallingEdgeEnable
CHIP: LPC5411X System and Control Driver, 334	CHIP: LPC5411X 32-bit Timer driver, 62
Chip_SYSCON_EnableAutoClocking	Chip_TIMER_CapturePending

CHIP: LPC5411X 32-bit Timer driver, 62	CHIP: LPC5411X UART Driver, 356
Chip_TIMER_CaptureRisingEdgeDisable	Chip_UART_ConfigData
CHIP: LPC5411X 32-bit Timer driver, 62	CHIP: LPC5411X UART Driver, 354
Chip_TIMER_CaptureRisingEdgeEnable	Chip_UART_DeInit
CHIP: LPC5411X 32-bit Timer driver, 62	CHIP: LPC5411X UART Driver, 356
Chip_TIMER_ClearCapture	Chip_UART_Disable
CHIP: LPC5411X 32-bit Timer driver, 64	CHIP: LPC5411X UART Driver, 356
Chip_TIMER_ClearMatch	Chip_UART_DisableFIFOInts
CHIP: LPC5411X 32-bit Timer driver, 64	CHIP: LPC5411X UART Driver, 356
Chip_TIMER_DeInit	Chip_UART_Enable
CHIP: LPC5411X 32-bit Timer driver, 64	CHIP: LPC5411X UART Driver, 358
Chip_TIMER_Disable	Chip_UART_EnableFIFOInts
CHIP: LPC5411X 32-bit Timer driver, 65	CHIP: LPC5411X UART Driver, 358
Chip_TIMER_Enable	Chip_UART_FlushFIFOs
CHIP: LPC5411X 32-bit Timer driver, 65	CHIP: LPC5411X UART Driver, 358
Chip_TIMER_ExtMatchControlSet	Chip_UART_GetFIFOEnabledInts
CHIP: LPC5411X 32-bit Timer driver, 65	CHIP: LPC5411X UART Driver, 358
Chip_TIMER_Init	Chip_UART_GetFIFOPendingInts
CHIP: LPC5411X 32-bit Timer driver, 66	CHIP: LPC5411X UART Driver, 359
Chip_TIMER_MatchDisableInt	Chip_UART_GetFIFOStatus
CHIP: LPC5411X 32-bit Timer driver, 66	CHIP: LPC5411X UART Driver, 359
Chip_TIMER_MatchEnableInt	Chip_UART_GetIntStatus
CHIP: LPC5411X 32-bit Timer driver, 66	CHIP: LPC5411X UART Driver, 359
Chip_TIMER_MatchPending	Chip UART GetIntsEnabled
CHIP: LPC5411X 32-bit Timer driver, 67	CHIP: LPC5411X UART Driver, 359
Chip_TIMER_PrescaleSet	Chip_UART_GetStatus
CHIP: LPC5411X 32-bit Timer driver, 67	CHIP: LPC5411X UART Driver, 361
Chip_TIMER_ReadCapture	Chip_UART_IRQHandlerDMA
CHIP: LPC5411X 32-bit Timer driver, 67	CHIP: LPC5411X UART Driver, 362
Chip_TIMER_ReadCount	Chip_UART_IRQHandlerRB
CHIP: LPC5411X 32-bit Timer driver, 68	CHIP: LPC5411X UART Driver, 362
Chip_TIMER_ReadPrescale	Chip_UART_Init
CHIP: LPC5411X 32-bit Timer driver, 68	CHIP: LPC5411X UART Driver, 361
Chip TIMER Reset	Chip_UART_IntDisable
CHIP: LPC5411X 32-bit Timer driver, 68	CHIP: LPC5411X UART Driver, 361
Chip TIMER ResetOnMatchDisable	Chip_UART_IntEnable
CHIP: LPC5411X 32-bit Timer driver, 69	CHIP: LPC5411X UART Driver, 362
Chip_TIMER_ResetOnMatchEnable	Chip_UART_RXIntHandlerRB
CHIP: LPC5411X 32-bit Timer driver, 69	CHIP: LPC5411X UART Driver, 365
Chip_TIMER_SetMatch	Chip UART Read
CHIP: LPC5411X 32-bit Timer driver, 69	CHIP: LPC5411X UART Driver, 363
Chip_TIMER_StopOnMatchDisable	Chip_UART_ReadBlocking
CHIP: LPC5411X 32-bit Timer driver, 69	CHIP: LPC5411X UART Driver, 363
Chip_TIMER_StopOnMatchEnable	Chip_UART_ReadByte
CHIP: LPC5411X 32-bit Timer driver, 71	CHIP: LPC5411X UART Driver, 363
Chip_TIMER_TIMER_SetCountClockSrc	Chip_UART_ReadRB
CHIP: LPC5411X 32-bit Timer driver, 71	CHIP: LPC5411X UART Driver, 365
Chip_UART_AutoBaud	Chip_UART_Send
CHIP: LPC5411X UART Driver, 353	CHIP: LPC5411X UART Driver, 365
Chip_UART_CalculateBaud	Chip_UART_SendBlocking
uart_5411x.c, 804	CHIP: LPC5411X UART Driver, 366
Chip_UART_ClearFIFOCfg	Chip_UART_SendByte
CHIP: LPC5411X UART Driver, 354	CHIP: LPC5411X UART Driver, 366
Chip_UART_ClearFIFOStatus	Chip_UART_SendRB
CHIP: LPC5411X UART Driver, 354	CHIP: LPC5411X UART Driver, 366
Chip_UART_ClearStatus	Chip_UART_SetBaud
CHIP: LPC5411X UART Driver, 354	CHIP: LPC5411X UART Driver, 368
Chip_UART_ConfigDMA	Chip_UART_SetFIFOCfg
	<u>-</u> - <u></u>

CHIP: LPC5411X UART Driver, 368	UART_BAUD_T, 648
Chip_UART_SetFIFOTrigLevel	clock_5411x.c
CHIP: LPC5411X UART Driver, 368	Chip_Clock_GetAsyncSyscon_ClockRate_NoDiv,
Chip_UART_TXDisable	777
CHIP: LPC5411X UART Driver, 369	Chip_Clock_GetMCLKClockRate, 777
Chip_UART_TXEnable	mclk in rate, 777
CHIP: LPC5411X UART Driver, 369	WDT_FREQ_LOOKUP, 777
Chip_UART_TXIntHandlerRB	Code Red LPCXpresso support in LPCOpen, 438
CHIP: LPC5411X UART Driver, 369	Common components used with chip drivers, 440
Chip_USB_Init	Common FreeRTOS functions shared with multiple plat-
CHIP: LPC5411X support functions, 386	forms, 439
Chip_USB_TrimOff	Community support for LPCOpen, 441
CHIP: LPC5411X support functions, 386	ConvertRtcTime
Chip_UTICK_ClearInterrupt	CHIP: RTC tick to (a more) Universal Time conver-
CHIP: LPC5411X Micro Tick driver, 211	sion functions, 417
	ConvertTimeRtc
Chip_UTICK_DeInit CHIP: LPC5411X Micro Tick driver, 211	CHIP: RTC tick to (a more) Universal Time conver-
•	, ,
Chip_UTICK_GetStatus	sion functions, 417
CHIP: LPC5411X Micro Tick driver, 211	COPY COLUMN TO C
Chip_UTICK_GetTick	RINGBUFF_T, 633
CHIP: LPC5411X Micro Tick driver, 212	Copyright (C) 2013 NXP Semiconductors. All rights re-
Chip_UTICK_Halt	served., 442
CHIP: LPC5411X Micro Tick driver, 212	Core Debug Registers (CoreDebug), 443
Chip_UTICK_Init	CoreDebug_DCRSR_REGSEL_Msk, 444
CHIP: LPC5411X Micro Tick driver, 212	CoreDebug_DCRSR_REGSEL_Pos, 444
Chip_UTICK_SetDelayMs	CoreDebug_DCRSR_REGWnR_Msk, 444
CHIP: LPC5411X Micro Tick driver, 212	CoreDebug_DCRSR_REGWnR_Pos, 444
Chip_UTICK_SetTick	CoreDebug_DEMCR_MON_EN_Msk, 444
CHIP: LPC5411X Micro Tick driver, 213	CoreDebug_DEMCR_MON_EN_Pos, 444
Chip_WWDT_ClearStatusFlag	CoreDebug_DEMCR_MON_PEND_Msk, 444
CHIP: LPC5411X Windowed Watchdog driver, 372	CoreDebug_DEMCR_MON_PEND_Pos, 445
Chip_WWDT_DeInit	CoreDebug_DEMCR_MON_REQ_Msk, 445
CHIP: LPC5411X Windowed Watchdog driver, 373	CoreDebug_DEMCR_MON_REQ_Pos, 445
Chip_WWDT_Feed	CoreDebug_DEMCR_MON_STEP_Msk, 445
CHIP: LPC5411X Windowed Watchdog driver, 373	CoreDebug_DEMCR_MON_STEP_Pos, 445
Chip_WWDT_GetCurrentCount	CoreDebug_DEMCR_TRCENA_Msk, 445
CHIP: LPC5411X Windowed Watchdog driver, 373	CoreDebug_DEMCR_TRCENA_Pos, 445
Chip_WWDT_GetStatus	CoreDebug_DEMCR_VC_BUSERR_Msk, 445
CHIP: LPC5411X Windowed Watchdog driver, 374	CoreDebug_DEMCR_VC_BUSERR_Pos, 445
Chip_WWDT_GetWarning	CoreDebug_DEMCR_VC_CHKERR_Msk, 446
CHIP: LPC5411X Windowed Watchdog driver, 374	CoreDebug_DEMCR_VC_CHKERR_Pos, 446
Chip_WWDT_GetWindow	CoreDebug_DEMCR_VC_CORERESET_Msk,
CHIP: LPC5411X Windowed Watchdog driver, 374	446
Chip WWDT Init	CoreDebug_DEMCR_VC_CORERESET_Pos, 446
CHIP: LPC5411X Windowed Watchdog driver, 374	CoreDebug_DEMCR_VC_HARDERR_Msk, 446
Chip WWDT SetOption	CoreDebug DEMCR VC HARDERR Pos, 446
CHIP: LPC5411X Windowed Watchdog driver, 375	CoreDebug DEMCR VC INTERR Msk, 446
Chip_WWDT_SetTimeOut	CoreDebug_DEMCR_VC_INTERR_Pos, 446
CHIP: LPC5411X Windowed Watchdog driver, 375	CoreDebug DEMCR VC MMERR Msk, 446
Chip_WWDT_SetWarning	CoreDebug_DEMCR_VC_MMERR_Pos, 447
CHIP: LPC5411X Windowed Watchdog driver, 375	CoreDebug_DEMCR_VC_NOCPERR_Msk, 447
Chip_WWDT_SetWindow	CoreDebug_DEMCR_VC_NOCPERR_Pos, 447
CHIP: LPC5411X Windowed Watchdog driver, 376	CoreDebug_DEMCR_VC_STATERR_Msk, 447
Chip_WWDT_Start	CoreDebug DEMCR VC STATERR Pos, 447
CHIP: LPC5411X Windowed Watchdog driver, 376	CoreDebug_DHCSR_C_DEBUGEN_Msk, 447
Chip_WWDT_UnsetOption	CoreDebug_DHCSR_C_DEBUGEN_Pos, 447
CHIP: LPC5411X Windowed Watchdog driver, 376	CoreDebug_DHCSR_C_HALT_Msk, 447
clk	CoreDebug_DHCSR_C_HALT_Msk, 447 CoreDebug_DHCSR_C_HALT_Pos, 447
Oil	Colebeaug_DilOoli_O_IIALI_I 03, 447

C	CoreDebug_DHCSR_C_MASKINTS_Msk, 448	core_cm4_simd.h
C	CoreDebug_DHCSR_C_MASKINTS_Pos, 448	CORE_CM4_SIMD_H, 695
C	CoreDebug_DHCSR_C_SNAPSTALL_Msk, 448	CoreDebug
C	CoreDebug_DHCSR_C_SNAPSTALL_Pos, 448	Core Definitions, 451
	CoreDebug_DHCSR_C_STEP_Msk, 448	CoreDebug_BASE
C	CoreDebug_DHCSR_C_STEP_Pos, 448	Core Definitions, 451
	CoreDebug_DHCSR_DBGKEY_Msk, 448	CoreDebug_DCRSR_REGSEL_Msk
	CoreDebug_DHCSR_DBGKEY_Pos, 448	Core Debug Registers (CoreDebug), 444
	CoreDebug DHCSR S HALT Msk, 448	CoreDebug DCRSR REGSEL Pos
	CoreDebug_DHCSR_S_HALT_Pos, 449	Core Debug Registers (CoreDebug), 444
	CoreDebug_DHCSR_S_LOCKUP_Msk, 449	CoreDebug DCRSR REGWnR Msk
	CoreDebug_DHCSR_S_LOCKUP_Pos, 449	Core Debug Registers (CoreDebug), 444
	CoreDebug_DHCSR_S_REGRDY_Msk, 449	CoreDebug_DCRSR_REGWnR_Pos
	CoreDebug_DHCSR_S_REGRDY_Pos, 449	Core Debug Registers (CoreDebug), 444
	CoreDebug_DHCSR_S_RESET_ST_Msk, 449	CoreDebug_DEMCR_MON_EN_Msk
	CoreDebug_DHCSR_S_RESET_ST_Pos, 449	Core Debug Registers (CoreDebug), 444
	CoreDebug DHCSR S RETIRE ST Msk, 449	CoreDebug_DEMCR_MON_EN_Pos
C	CoreDebug DHCSR S RETIRE ST Pos, 449	Core Debug Registers (CoreDebug), 444
C	CoreDebug_DHCSR_S_SLEEP_Msk, 450	CoreDebug DEMCR MON PEND Msk
	CoreDebug_DHCSR_S_SLEEP_Pos, 450	Core Debug Registers (CoreDebug), 444
Core [	Definitions, 451	CoreDebug DEMCR MON PEND Pos
C	CoreDebug, 451	Core Debug Registers (CoreDebug), 445
C	CoreDebug_BASE, 451	CoreDebug_DEMCR_MON_REQ_Msk
	OWT, 451	Core Debug Registers (CoreDebug), 445
	DWT_BASE, 451	CoreDebug_DEMCR_MON_REQ_Pos
Γ	TM, 452	Core Debug Registers (CoreDebug), 445
Γ	TM_BASE, 452	CoreDebug_DEMCR_MON_STEP_Msk
Ν	NVIC, 452	Core Debug Registers (CoreDebug), 445
Ν	NVIC_BASE, 452	CoreDebug_DEMCR_MON_STEP_Pos
S	SCB, 452	Core Debug Registers (CoreDebug), 445
S	SCB_BASE, 452, 453	CoreDebug_DEMCR_TRCENA_Msk
S	SCS_BASE, 453	Core Debug Registers (CoreDebug), 445
S	SCnSCB, 453	CoreDebug_DEMCR_TRCENA_Pos
S	SysTick, 453	Core Debug Registers (CoreDebug), 445
S	SysTick_BASE, 453	CoreDebug_DEMCR_VC_BUSERR_Msk
Т	ΓPI, 453	Core Debug Registers (CoreDebug), 445
Т	TPI_BASE, 454	CoreDebug_DEMCR_VC_BUSERR_Pos
core_c	cm0plus.h	Core Debug Registers (CoreDebug), 445
_	_CM0PLUS_CMSIS_VERSION, 684	CoreDebug_DEMCR_VC_CHKERR_Msk
_	CM0PLUS_CMSIS_VERSION_MAIN, 684	Core Debug Registers (CoreDebug), 446
_	_CM0PLUS_CMSIS_VERSION_SUB, 684	CoreDebug_DEMCR_VC_CHKERR_Pos
_	_CORE_CM0PLUS_H_DEPENDANT, 684	Core Debug Registers (CoreDebug), 446
_	_CORE_CM0PLUS_H_GENERIC, 684	CoreDebug_DEMCR_VC_CORERESET_Msk
_	CORTEX_M, 684	Core Debug Registers (CoreDebug), 446
_	_FPU_USED, 684	${\tt CoreDebug\_DEMCR\_VC\_CORERESET\_Pos}$
_	_I, 684	Core Debug Registers (CoreDebug), 446
_	_IO, 684	CoreDebug_DEMCR_VC_HARDERR_Msk
_	_O, 685	Core Debug Registers (CoreDebug), 446
core_c	cm4.h	CoreDebug_DEMCR_VC_HARDERR_Pos
_	_CM4_CMSIS_VERSION, 694	Core Debug Registers (CoreDebug), 446
_	_CM4_CMSIS_VERSION_MAIN, 694	CoreDebug_DEMCR_VC_INTERR_Msk
_	_CM4_CMSIS_VERSION_SUB, 694	Core Debug Registers (CoreDebug), 446
_	CORE_CM4_H_DEPENDANT, 694	CoreDebug_DEMCR_VC_INTERR_Pos
_	_CORE_CM4_H_GENERIC, 694	Core Debug Registers (CoreDebug), 446
_	CORTEX_M, 694	CoreDebug_DEMCR_VC_MMERR_Msk
_	_1, 695	Core Debug Registers (CoreDebug), 446
_	_IO, 695	CoreDebug_DEMCR_VC_MMERR_Pos
	O. 695	Core Debug Registers (Core Debug), 447

CoreDebug_DEMCR_VC_NOCPERR_Msk	DCRSR, 553
Core Debug Registers (CoreDebug), 447	DEMCR, 553
CoreDebug_DEMCR_VC_NOCPERR_Pos	DHCSR, 553
Core Debug Registers (CoreDebug), 447	count
CoreDebug_DEMCR_VC_STATERR_Msk	RINGBUFF_T, 633
Core Debug Registers (CoreDebug), 447	cr_startup_lpc5411x-m0.c
CoreDebug_DEMCR_VC_STATERR_Pos	attribute, 806
Core Debug Registers (CoreDebug), 447	bss_section_table, 806
CoreDebug DHCSR C DEBUGEN Msk	bss section table end, 806
Core Debug Registers (CoreDebug), 447	data_section_table, 806
CoreDebug DHCSR C DEBUGEN Pos	data_section_table_end, 806
Core Debug Registers (CoreDebug), 447	ALIAS, 805
CoreDebug_DHCSR_C_HALT_Msk	HardFault_Handler, 806
Core Debug Registers (CoreDebug), 447	IntDefaultHandler, 806
CoreDebug_DHCSR_C_HALT_Pos	NMI_Handler, 806
Core Debug Registers (CoreDebug), 447	PendSV_Handler, 806
CoreDebug_DHCSR_C_MASKINTS_Msk	ResetISR, 806
Core Debug Registers (CoreDebug), 448	SVC_Handler, 806
CoreDebug_DHCSR_C_MASKINTS_Pos	SysTick_Handler, 806
Core Debug Registers (CoreDebug), 448	WDT_BOD_IRQHandler, 806
CoreDebug_DHCSR_C_SNAPSTALL_Msk	WEAK, 805
Core Debug Registers (CoreDebug), 448	cr_startup_lpc5411x.c
CoreDebug_DHCSR_C_SNAPSTALL_Pos	SWVtrace_Enabled, 808
Core Debug Registers (CoreDebug), 448	attribute, 807
	bss_section_table, 808
Core Debug_DHCSR_C_STEP_Msk	bss_section_table_end, 808
Core Debug Registers (CoreDebug), 448	data_section_table, 808
CoreDebug_DHCSR_C_STEP_Pos	data_section_table_end, 808
Core Debug Registers (CoreDebug), 448	ALIAS, 807
CoreDebug_DHCSR_DBGKEY_Msk	BusFault_Handler, 807
Core Debug Registers (CoreDebug), 448	DebugMon_Handler, 807
CoreDebug_DHCSR_DBGKEY_Pos	HardFault_Handler, 807
Core Debug Registers (CoreDebug), 448	IntDefaultHandler, 807
CoreDebug_DHCSR_S_HALT_Msk	MemManage_Handler, 807
Core Debug Registers (CoreDebug), 448	NMI_Handler, 807
CoreDebug_DHCSR_S_HALT_Pos	PendSV Handler, 807
Core Debug Registers (CoreDebug), 449	ResetISR, 808
CoreDebug_DHCSR_S_LOCKUP_Msk	SVC_Handler, 808
Core Debug Registers (CoreDebug), 449	SysTick_Handler, 808
CoreDebug_DHCSR_S_LOCKUP_Pos	UsageFault_Handler, 808
Core Debug Registers (CoreDebug), 449	WDT_BOD_IRQHandler, 808
CoreDebug_DHCSR_S_REGRDY_Msk	WEAK, 807
Core Debug Registers (CoreDebug), 449	crc32_len
CoreDebug_DHCSR_S_REGRDY_Pos	PINTABLE_T, 628
Core Debug Registers (CoreDebug), 449	
CoreDebug_DHCSR_S_RESET_ST_Msk	crc32_val
Core Debug Registers (CoreDebug), 449	PINTABLE_T, 628
CoreDebug DHCSR S RESET ST Pos	curPIIRate
Core Debug Registers (CoreDebug), 449	pll_5411x.c, 796
CoreDebug_DHCSR_S_RETIRE_ST_Msk	DAT
Core Debug Registers (CoreDebug), 449	LPC_ADC_T, 571
CoreDebug DHCSR S RETIRE ST Pos	DAYSPERLEAPYEAR
Core Debug Registers (CoreDebug), 449	rtc_ut.c, 797
CoreDebug_DHCSR_S_SLEEP_Msk	DAYSPERWEEK
Core Debug Registers (CoreDebug), 450	rtc_ut.c, 797
CoreDebug_DHCSR_S_SLEEP_Pos	DAYSPERYEAR
Core Debug Registers (CoreDebug), 450	
	rtc_ut.c, 797 DC_CTRL
CoreDebug_Type, 553 DCRDR, 553	CHIP: LPC5411X DMIC driver, 143
	OTHER LEGISTER DIVINGUITY UNITED AT 143

DC_REMOVAL_T	CHIP: LPC5411X DMA Engine driver (legacy), 123
CHIP: LPC5411X DMIC driver, 137	DMA_CFG_BURSTPOWER_64
DCRDR	CHIP: LPC5411X DMA Engine driver (legacy), 123
CoreDebug_Type, 553	DMA_CFG_BURSTPOWER_8
DCRSR	CHIP: LPC5411X DMA Engine driver (legacy), 123
CoreDebug_Type, 553	DMA_CFG_CHPRIORITY
DEMCR	CHIP: LPC5411X DMA Engine driver (legacy), 124
CoreDebug_Type, 553	DMA_CFG_DSTBURSTWRAP
DEVICE_ID	CHIP: LPC5411X DMA Engine driver (legacy), 124
LPC_SYSCON_T, 610	DMA_CFG_HWTRIGEN
DEVID	CHIP: LPC5411X DMA Engine driver (legacy), 124
TPI_Type, 645	DMA_CFG_PERIPHREQEN
DEVTYPE	CHIP: LPC5411X DMA Engine driver (legacy), 124
TPI_Type, 645	DMA_CFG_SRCBURSTWRAP
DFR	CHIP: LPC5411X DMA Engine driver (legacy), 124
SCB_Type, 635	DMA_CFG_TRIGBURST_BURST
DFSR	CHIP: LPC5411X DMA Engine driver (legacy), 124
SCB_Type, 635	DMA_CFG_TRIGBURST_SNGL
DHCSR	CHIP: LPC5411X DMA Engine driver (legacy), 124
CoreDebug_Type, 553	DMA_CFG_TRIGPOL_HIGH
DIR	CHIP: LPC5411X DMA Engine driver (legacy), 124
LPC_GPIO_T, 582	DMA_CFG_TRIGPOL_LOW
DISABLE	CHIP: LPC5411X DMA Engine driver (legacy), 124
LPC Public Types, 480	DMA_CFG_TRIGTYPE_EDGE
DIV	CHIP: LPC5411X DMA Engine driver (legacy), 125
LPC_I2S_T, 584	DMA_CFG_TRIGTYPE_LEVEL
LPC_SPI_T, 604	CHIP: LPC5411X DMA Engine driver (legacy), 125
DIVHFCLK	DMA_CH0
CHIP: LPC5411X DMIC driver, 143	CHIP: LPC5411X DMA Engine driver (legacy), 127
DLY	DMA_CH1
LPC_SPI_T, 605	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA0REQUEST	DMA_CH10
LPC_SCT_T, 600	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA1REQUEST	DMA_CH11
LPC_SCT_T, 600	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_ADDR	DMA_CH12
CHIP: LPC5411X DMA Engine driver (legacy), 122	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CALLBACK_T	DMA_CH13
CHIP: LPC5411X DMA Service driver, 129	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER	DMA_CH14
CHIP: LPC5411X DMA Engine driver (legacy), 122	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_1	DMA_CH15
CHIP: LPC5411X DMA Engine driver (legacy), 122	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_1024	DMA_CH16
CHIP: LPC5411X DMA Engine driver (legacy), 122	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_128	DMA_CH17
CHIP: LPC5411X DMA Engine driver (legacy), 123	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_16	DMA_CH18
CHIP: LPC5411X DMA Engine driver (legacy), 123	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_2	DMA_CH19
CHIP: LPC5411X DMA Engine driver (legacy), 123	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_CFG_BURSTPOWER_256	DMA_CH2
CHIP: LPC5411X DMA Engine driver (legacy), 123	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA_CFG_BURSTPOWER_32	DMA_CH3
CHIP: LPC5411X DMA Engine driver (legacy), 123	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA_CFG_BURSTPOWER_4	DMA_CH4
OLUBA DOGATAY DAM Francis a driver (languar) 100	DIVIA_OTI4
CHIP: LPC5411X DMA Engine driver (legacy), 123 DMA_CFG_BURSTPOWER_512	CHIP: LPC5411X DMA Engine driver (legacy), 128 DMA_CH5

CHIP: LPC5411X DMA Engine driver (legacy), 128 DMA CH6	DMA_XFERCFG_SRCINC dma_service_5411x.c, 778
CHIP: LPC5411X DMA Engine driver (legacy), 128	DMA_XFERCFG_SRCINC_0
DMA_CH7	CHIP: LPC5411X DMA Engine driver (legacy), 126
CHIP: LPC5411X DMA Engine driver (legacy), 128	DMA_XFERCFG_SRCINC_1
DMA_CH8	CHIP: LPC5411X DMA Engine driver (legacy), 126
CHIP: LPC5411X DMA Engine driver (legacy), 128	DMA_XFERCFG_SRCINC_2
DMA_CH9	CHIP: LPC5411X DMA Engine driver (legacy), 126
CHIP: LPC5411X DMA Engine driver (legacy), 128	DMA_XFERCFG_SRCINC_4
DMA_CHDESC_T, 554	CHIP: LPC5411X DMA Engine driver (legacy), 127
dest, 554	DMA_XFERCFG_SWTRIG
next, 554	CHIP: LPC5411X DMA Engine driver (legacy), 127
source, 554	DMA_XFERCFG_WIDTH
xfercfg, 554	dma_service_5411x.c, 778
DMA_CHID_T	DMA_XFERCFG_WIDTH_16
CHIP: LPC5411X DMA Engine driver (legacy), 127	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA_CTLSTAT_TRIG	DMA_XFERCFG_WIDTH_32
CHIP: LPC5411X DMA Engine driver (legacy), 125	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA_CTLSTAT_VALIDPENDING	DMA_XFERCFG_WIDTH_8
CHIP: LPC5411X DMA Engine driver (legacy), 125	CHIP: LPC5411X DMA Engine driver (legacy), 127
DMA_DUAL_DESCRIPTOR_T, 555	DMA_XFERCFG_XFERCOUNT
DMA_INTSTAT_ACTIVEERRINT	CHIP: LPC5411X DMA Engine driver (legacy), 127
CHIP: LPC5411X DMA Engine driver (legacy), 125	DMACH
DMA_INTSTAT_ACTIVEINT	LPC_DMA_T, 579
CHIP: LPC5411X DMA Engine driver (legacy), 125	DMACOMMON
DMA_IRQn	LPC_DMA_T, 579
CHIP_5411X: LPC5411X M0 core peripheral inter-	DMAREQ_DMIC0
rupt numbers, 428	CHIP: LPC5411X DMA Engine driver (legacy), 128
CHIP_5411X: LPC5411X M4 core peripheral inter-	DMAREQ_DMIC1
rupt numbers, 430	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_ITRIG_INMUX	DMAREQ_FLEXCOMM0_RX
LPC_INMUX_T, 587	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_OTRIG_INMUX	DMAREQ_FLEXCOMM0_TX
LPC_INMUX_T, 587	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_PERIPHERAL_CONTEXT_T, 555	DMAREQ_FLEXCOMM1_RX
DMA_TRIGSRC_T	CHIP: LPC5411X DMA Engine driver (legacy), 128
CHIP: LPC5411X Input Mux Registers and Driver,	DMAREQ_FLEXCOMM1_TX
194	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_CFGVALID	DMAREQ_FLEXCOMM2_RX
CHIP: LPC5411X DMA Engine driver (legacy), 125	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_CLRTRIG	DMAREQ_FLEXCOMM2_TX
CHIP: LPC5411X DMA Engine driver (legacy), 125	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_DSTINC	DMAREQ_FLEXCOMM3_RX
dma_service_5411x.c, 778	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_DSTINC_0	DMAREQ_FLEXCOMM3_TX
CHIP: LPC5411X DMA Engine driver (legacy), 125	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_DSTINC_1	DMAREQ_FLEXCOMM4_RX
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_DSTINC_2	DMAREQ_FLEXCOMM4_TX
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_DSTINC_4	DMAREQ_FLEXCOMM5_RX
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_RELOAD	DMAREQ_FLEXCOMM5_TX
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_SETINTA	DMAREQ_FLEXCOMM6_RX
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128
DMA_XFERCFG_SETINTB	DMAREQ_FLEXCOMM6_TX CHIP: LPC5411X DMA Engine driver (legger) 128
CHIP: LPC5411X DMA Engine driver (legacy), 126	CHIP: LPC5411X DMA Engine driver (legacy), 128

DMAREQ_FLEXCOMM7_RX	CHIP: LPC5411X Input Mux Registers and Driver,
CHIP: LPC5411X DMA Engine driver (legacy), 128	194
DMAREQ_FLEXCOMM7_TX	DMATRIG_TIMER2_MATCH0
CHIP: LPC5411X DMA Engine driver (legacy), 128	CHIP: LPC5411X Input Mux Registers and Driver,
DMAREQ_I2S6_RX	194
i2s_5411x.h, 723	DMATRIG_TIMER2_MATCH1
DMAREQ_I2S6_TX	CHIP: LPC5411X Input Mux Registers and Driver,
i2s_5411x.h, 723	194
DMAREQ_I2S7_RX	DMATRIG_TIMER3_MATCH0
i2s_5411x.h, 723	CHIP: LPC5411X Input Mux Registers and Driver,
DMAREQ_I2S7_TX	195
i2s_5411x.h, 723	DMATRIG_TIMER4_MATCH0
DMAREQ_SPIFI	CHIP: LPC5411X Input Mux Registers and Driver,
CHIP: LPC5411X DMA Engine driver (legacy), 128	195
DMATRIG_ADC0_SEQA_IRQ	DMATRIG_TIMER4_MATCH1
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X Input Mux Registers and Driver,
194	195
DMATRIG_ADC0_SEQB_IRQ	DMIC_CHANNEL_CONFIG_T, 555 DMIC_COMP0_0
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 137
194	DMIC_COMP0_13
DMATRIG_OUTMUX0	CHIP: LPC5411X DMIC driver, 137
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC COMPO 15
195	CHIP: LPC5411X DMIC driver, 137
DMATRIG_OUTMUX1	DMIC_COMP0_16
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 137
195	DMIC_DC_CUT155
DMATRIG_OUTMUX2	CHIP: LPC5411X DMIC driver, 137
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC_DC_CUT39
195	CHIP: LPC5411X DMIC driver, 137
DMATRIG_OUTMUX3	DMIC_DC_CUT78
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 137
195	DMIC_DC_NOREMOVE
DMATRIG_PININT0	CHIP: LPC5411X DMIC driver, 137
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC_DCGAIN_REDUCE_P
195	CHIP: LPC5411X DMIC driver, 135
DMATRIG_PININT1	DMIC_DCPOLE_P
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 135
195	DMIC_FIFO_DMAEN
DMATRIG_PININT2	CHIP: LPC5411X DMIC driver, 135
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC_FIFO_DMAEN_P
195	CHIP: LPC5411X DMIC driver, 135
DMATRIG_PININT3	DMIC_FIFO_ENABLE
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 135
195	DMIC_FIFO_ENABLE_P
DMATRIG_SCT0_DMA0	CHIP: LPC5411X DMIC driver, 135
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC_FIFO_INT
194	CHIP: LPC5411X DMIC driver, 135
DMATRIG_SCT0_DMA1	DMIC_FIFO_INT_P
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 135
194	DMIC_FIFO_INTREN
DMATRIG_TIMERO_MATCHO	CHIP: LPC5411X DMIC driver, 136
CHIP: LPC5411X Input Mux Registers and Driver,	DMIC_FIFO_INTREN_P
194	CHIP: LPC5411X DMIC driver, 136
DMATRIG_TIMERO_MATCH1	DMIC_FIFO_OVERRUN
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 136
194	DMIC_FIFO_OVERRUN_P
DMATRIG_TIMER1_MATCH0	CHIP: LPC5411X DMIC driver, 136

DMIC_FIFO_RESETN	CHIP: LPC5411X DMIC driver, 136
CHIP: LPC5411X DMIC driver, 136	DMIC_PHY_HALF_P
DMIC_FIFO_RESETN_P	CHIP: LPC5411X DMIC driver, 137
CHIP: LPC5411X DMIC driver, 136	DMIC_RIGHT
DMIC_FIFO_TLVL_P	CHIP: LPC5411X DMIC driver, 138
CHIP: LPC5411X DMIC driver, 136	DMIC_SATURATE_AT16BIT_P
DMIC_FIFO_UNDERRUN	CHIP: LPC5411X DMIC driver, 137
CHIP: LPC5411X DMIC driver, 136	DMIC_STATISTICS_T, 556
DMIC_FIFO_UNDERRUN_P	DMICCLKDIV
CHIP: LPC5411X DMIC driver, 136	LPC_SYSCON_T, 610
DMIC_IO_T	DMICCLKSEL
CHIP: LPC5411X DMIC driver, 137	LPC_SYSCON_T, 611
DMIC_IRQn	DSP_WS_50
CHIP_5411X: LPC5411X M0 core peripheral inter-	i2s_5411x.h, 730
rupt numbers, 429	DSP_WS_LONG
CHIP_5411X: LPC5411X M4 core peripheral inter-	i2s_5411x.h, 730
rupt numbers, 431	DSP_WS_SHORT
DMIC_LEFT	i2s_5411x.h, 730
CHIP: LPC5411X DMIC driver, 138	DWT
DMIC_OP_DMA	Core Definitions, 451
CHIP: LPC5411X DMIC driver, 138	DWT_BASE
DMIC_OP_INTR	Core Definitions, 451
CHIP: LPC5411X DMIC driver, 138	DWT_CPICNT_CPICNT_Msk
DMIC_OP_POLL	Data Watchpoint and Trace (DWT), 456
CHIP: LPC5411X DMIC driver, 138	DWT_CPICNT_CPICNT_Pos
DMIC_PDM_DIV1	Data Watchpoint and Trace (DWT), 456
CHIP: LPC5411X DMIC driver, 138	DWT CTRL CPIEVTENA Msk
DMIC_PDM_DIV12	Data Watchpoint and Trace (DWT), 456
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CPIEVTENA_Pos
DMIC_PDM_DIV128	Data Watchpoint and Trace (DWT), 456
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCCNTENA_Msk
DMIC_PDM_DIV16	Data Watchpoint and Trace (DWT), 456
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCCNTENA_Pos
DMIC_PDM_DIV2	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCEVTENA_Msk
DMIC_PDM_DIV24	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCEVTENA_Pos
DMIC_PDM_DIV3	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCTAP_Msk
DMIC_PDM_DIV32	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_CYCTAP_Pos
DMIC_PDM_DIV4	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_EXCEVTENA_Msk
DMIC_PDM_DIV48	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_EXCEVTENA_Pos
DMIC_PDM_DIV6	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_EXCTRCENA_Msk
DMIC_PDM_DIV64	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_EXCTRCENA_Pos
DMIC_PDM_DIV8	Data Watchpoint and Trace (DWT), 457
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_FOLDEVTENA_Msk
DMIC_PDM_DIV96	Data Watchpoint and Trace (DWT), 458
CHIP: LPC5411X DMIC driver, 138	DWT_CTRL_FOLDEVTENA_Pos
DMIC_PHY_FALL	Data Watchpoint and Trace (DWT), 458
CHIP: LPC5411X DMIC driver, 136	DWT_CTRL_LSUEVTENA_Msk
DMIC_PHY_FALL_P	Data Watchpoint and Trace (DWT), 458
CHIP: LPC5411X DMIC driver, 136	DWT_CTRL_LSUEVTENA_Pos
DMIC_PHY_HALF	Data Watchpoint and Trace (DWT), 458

DWT_CTRL_NOCYCCNT_Msk	DWT_FUNCTION_DATAVADDR1_Pos
Data Watchpoint and Trace (DWT), 458	Data Watchpoint and Trace (DWT), 461
DWT_CTRL_NOCYCCNT_Pos	DWT_FUNCTION_DATAVMATCH_Msk
Data Watchpoint and Trace (DWT), 458	Data Watchpoint and Trace (DWT), 461
DWT_CTRL_NOEXTTRIG_Msk	DWT_FUNCTION_DATAVMATCH_Pos
Data Watchpoint and Trace (DWT), 458	Data Watchpoint and Trace (DWT), 461
DWT_CTRL_NOEXTTRIG_Pos	DWT_FUNCTION_DATAVSIZE_Msk
Data Watchpoint and Trace (DWT), 458	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NOPRFCNT_Msk	DWT_FUNCTION_DATAVSIZE_Pos
Data Watchpoint and Trace (DWT), 458	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NOPRFCNT_Pos	DWT_FUNCTION_EMITRANGE_Msk
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NOTRCPKT_Msk	DWT_FUNCTION_EMITRANGE_Pos
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NOTRCPKT_Pos	DWT_FUNCTION_FUNCTION_Msk
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NUMCOMP_Msk	DWT_FUNCTION_FUNCTION_Pos
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_NUMCOMP_Pos	DWT_FUNCTION_LNK1ENA_Msk
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_PCSAMPLENA_Msk	DWT FUNCTION LNK1ENA Pos
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_PCSAMPLENA_Pos	DWT_FUNCTION_MATCHED_Msk
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 462
DWT_CTRL_POSTINIT_Msk	DWT_FUNCTION_MATCHED_Pos
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_POSTINIT_Pos	DWT_LSUCNT_LSUCNT_Msk
Data Watchpoint and Trace (DWT), 459	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_POSTPRESET_Msk	DWT_LSUCNT_LSUCNT_Pos
Data Watchpoint and Trace (DWT), 460	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_POSTPRESET_Pos	DWT_MASK_MASK_Msk
Data Watchpoint and Trace (DWT), 460	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_SLEEPEVTENA_Msk	DWT_MASK_MASK_Pos
Data Watchpoint and Trace (DWT), 460	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_SLEEPEVTENA_Pos	DWT_SLEEPCNT_SLEEPCNT_Msk
Data Watchpoint and Trace (DWT), 460	Data Watchpoint and Trace (DWT), 463
DWT CTRL SYNCTAP Msk	DWT_SLEEPCNT_SLEEPCNT_Pos
Data Watchpoint and Trace (DWT), 460	Data Watchpoint and Trace (DWT), 463
DWT_CTRL_SYNCTAP_Pos	DWT_Type, 556
Data Watchpoint and Trace (DWT), 460	COMP0, 557
DWT EXCCNT EXCCNT Msk	COMP1, 557
Data Watchpoint and Trace (DWT), 460	COMP2, 557
DWT EXCCNT EXCCNT Pos	
	COMP3, 557
Data Watchpoint and Trace (DWT), 460	CPICNT, 557
DWT_FOLDCNT_FOLDCNT_Msk	CTRL, 557
Data Watchpoint and Trace (DWT), 460	CYCCNT, 557
DWT_FOLDCNT_FOLDCNT_Pos	EXCCNT, 557
Data Watchpoint and Trace (DWT), 461	FOLDCNT, 558
DWT_FUNCTION_CYCMATCH_Msk	FUNCTION0, 558
Data Watchpoint and Trace (DWT), 461	FUNCTION1, 558
DWT_FUNCTION_CYCMATCH_Pos	FUNCTION2, 558
Data Watchpoint and Trace (DWT), 461	FUNCTION3, 558
DWT_FUNCTION_DATAVADDR0_Msk	LSUCNT, 558
Data Watchpoint and Trace (DWT), 461	MASK0, 558
DWT FUNCTION DATAVADDRO Pos	MASK1, 558
Data Watchpoint and Trace (DWT), 461	MASK2, 558
DWT FUNCTION DATAVADDR1 Msk	MASK3, 559
Data Watchpoint and Trace (DWT), 461	PCSR, 559
Data Tratorpoint and Hade (DVVI), TO	1 0011, 000

RESERVED0, 559	DWT_FUNCTION_DATAVSIZE_Pos, 462
RESERVED1, 559	DWT_FUNCTION_EMITRANGE_Msk, 462
RESERVED2, 559	DWT_FUNCTION_EMITRANGE_Pos, 462
SLEEPCNT, 559	DWT FUNCTION FUNCTION Msk, 462
data	DWT_FUNCTION_FUNCTION_Pos, 462
RINGBUFF_T, 633	DWT_FUNCTION_LNK1ENA_Msk, 462
Data Watchpoint and Trace (DWT), 455	DWT_FUNCTION_LNK1ENA_Msk, 402
DWT CPICNT CPICNT Msk, 456	DWT_FUNCTION_MATCHED_Msk, 462
DWT_CPICNT_CPICNT_Pos, 456	DWT_FUNCTION_MATCHED_Nos, 462
DWT_CTRL_CPIEVTENA_Msk, 456	DWT_LSUCNT_LSUCNT_Msk, 463
DWT_CTRL_CPIEVTENA_Pos, 456	DWT_LSUCNT_LSUCNT_Pos, 463
DWT_CTRL_CYCCNTENA_Msk, 456	DWT_MASK_MASK_Msk, 463
DWT_CTRL_CYCCNTENA_Pos, 457	DWT_MASK_MASK_Pos, 463
DWT_CTRL_CYCEVTENA_Msk, 457	DWT_SLEEPCNT_SLEEPCNT_Msk, 463
DWT_CTRL_CYCEVTENA_Pos, 457	DWT_SLEEPCNT_SLEEPCNT_Pos, 463
DWT_CTRL_CYCTAP_Msk, 457	DataPos
DWT_CTRL_CYCTAP_Pos, 457	I2S_AUDIO_FORMAT_T, 562
DWT_CTRL_EXCEVTENA_Msk, 457	dataWidth
DWT_CTRL_EXCEVTENA_Pos, 457	SPIM_XFER_T, 640
DWT_CTRL_EXCTRCENA_Msk, 457	SPIS_XFER_T, 642
DWT_CTRL_EXCTRCENA_Pos, 457	daysPerMonth
DWT_CTRL_FOLDEVTENA_Msk, 458	rtc_ut.c, 798
DWT_CTRL_FOLDEVTENA_Pos, 458	DebugMon_Handler
DWT_CTRL_LSUEVTENA_Msk, 458	cr_startup_lpc5411x.c, 807
DWT_CTRL_LSUEVTENA_Pos, 458	DebugMonitor_IRQn
DWT_CTRL_NOCYCCNT_Msk, 458	CHIP_5411X: LPC5411X M4 core peripheral inter-
DWT_CTRL_NOCYCCNT_Pos, 458	rupt numbers, 430
DWT_CTRL_NOEXTTRIG_Msk, 458	Defines and Type Definitions, 464
DWT_CTRL_NOEXTTRIG_Pos, 458	descr
DWT_CTRL_NOPRFCNT_Msk, 458	CHIP: LPC5411X DMA Service driver, 132
DWT_CTRL_NOPRFCNT_Pos, 459	desiredRate
DWT_CTRL_NOTRCPKT_Msk, 459	PLL CONFIG T, 630
DWT_CTRL_NOTRCPKT_Pos, 459	dest
DWT_CTRL_NUMCOMP_Msk, 459	DMA_CHDESC_T, 554
DWT_CTRL_NUMCOMP_Pos, 459	Dir
DWT_CTRL_PCSAMPLENA_Msk, 459	_BM_T, 551
DWT CTRL PCSAMPLENA Pos, 459	Direction
DWT CTRL POSTINIT Msk, 459	I2S AUDIO FORMAT T, 562
DWT_CTRL_POSTINIT_Pos, 459	div
DWT_CTRL_POSTPRESET_Msk, 460	UART_BAUD_T, 648
DWT CTRL POSTPRESET Pos, 460	divhfelk
DWT CTRL SLEEPEVTENA Msk, 460	CHIP: LPC5411X DMIC driver, 144
DWT_CTRL_SLEEPEVTENA_Pos, 460	Divider
DWT CTRL SYNCTAP Msk, 460	I2S AUDIO FORMAT T, 562
DWT_CTRL_STNOTAL_MSK, 400 DWT_CTRL_SYNCTAP_Pos, 460	dma_pCallback_array
DWT_EXCCNT_EXCCNT_Msk, 460	dma_service_5411x.c, 779
DWT_EXCCNT_EXCCNT_Pos, 460 DWT_FOLDCNT_FOLDCNT_Msk, 460	dma_service_5411x.c
	Chip_DMASERVICE_ErrorHandler, 779
DWT_FOLDCNT_FOLDCNT_Pos, 461	DMA_XFERCEG_DSTINC, 778
DWT_FUNCTION_CYCMATCH_Msk, 461	DMA_XFERCFG_SRCINC, 778
DWT_FUNCTION_CYCMATCH_Pos, 461	DMA_XFERCFG_WIDTH, 778
DWT_FUNCTION_DATAVADDR0_Nsk, 461	dma_pCallback_array, 779
DWT_FUNCTION_DATAVADDR0_Pos, 461	dma_service_error_cb, 779
DWT_FUNCTION_DATAVADDR1_Msk, 461	dma_service_error_cb
DWT_FUNCTION_DATAVADDR1_Pos, 461	dma_service_5411x.c, 779
DWT_FUNCTION_DATAVMATCH_Msk, 461	dmic_ch0_dma_context
DWT_FUNCTION_DATAVMATCH_Pos, 461	CHIP: LPC5411X DMIC driver, 144
DWT_FUNCTION_DATAVSIZE_Msk, 462	dmic_ch0_dma_interleaved_context

CHIP: LPC5411X DMIC driver, 144	error.h, 707
dmic ch1 dma context	ERR_CGU_DIV_SRC
CHIP: LPC5411X DMIC driver, 144	error.h, 707
dmic_ch1_dma_interleaved_context	ERR CGU DIV VAL
CHIP: LPC5411X DMIC driver, 144	error.h, 707
dst_increment	ERR_CGU_INVALID_PARAM
CHIP: LPC5411X DMA Service driver, 132	error.h, 707
ECHO DIS	ERR_CGU_INVALID_SLICE
ECHO_DIS	error.h, 707
CHIP: LPC5411X UART Driver, 344	ERR_CGU_NOT_IMPL
ECHO_EN	error.h, 707
CHIP: LPC5411X UART Driver, 344	ERR_CGU_OUTPUT_GEN
EMR	error.h, 707
LPC_TIMER_T, 619	
ENABLE	ERR_CGU_SRC
LPC Public Types, 480	error.h, 707
ENABLECLR	ERR_CLK_BASE
	error.h, 708
LPC_DMA_COMMON_T, 577	ERR CLK BASE OFF
ENABLESET	error.h, 709
LPC_DMA_COMMON_T, 577	ERR_CLK_CFG
ERR_ADC_BASE	
error.h, 709	error.h, 709
ERR ADC INVALID CHANNEL	ERR_CLK_DIV_SRC
error.h, 709	error.h, 708
	ERR CLK DIV VAL
ERR_ADC_INVALID_LENGTH	error.h, 708
error.h, 709	ERR_CLK_INVALID_PARAM
ERR_ADC_INVALID_SEQUENCE	error.h, 708
error.h, 709	
ERR_ADC_INVALID_SETUP	ERR_CLK_INVALID_SLICE
error.h, 709	error.h, 708
ERR ADC NO POWER	ERR_CLK_NOT_IMPL
error.h, 709	error.h, 708
ERR ADC OVERRUN	ERR_CLK_OFF_DEADLOCK
	error.h, 709
error.h, 709	ERR_CLK_OSC_FREQ
ERR_ADC_PARAM	error.h, 709
error.h, 709	
ERR_API_BASE	ERR_CLK_OUTPUT_GEN
error.h, 706	error.h, 708
ERR_API_INVALID_PARAM1	ERR_CLK_PLL_FIN_TOO_LARGE
error.h, 706	error.h, 708
ERR_API_INVALID_PARAM2	ERR_CLK_PLL_FIN_TOO_SMALL
error.h, 706	error.h, 708
ERR API INVALID PARAM3	ERR CLK PLL FOUT TOO LARGE
	error.h, 708
error.h, 706	ERR CLK PLL FOUT TOO SMALL
ERR API INVALID PARAMS	ENN_CLN_FLL_FOUT_TOO_SWALL
	1 700
error.h, 706	error.h, 708
error.h, 706 ERR_API_MOD_INIT	error.h, 708 ERR_CLK_PLL_MAX_PCT
ERR_API_MOD_INIT error.h, 706	ERR_CLK_PLL_MAX_PCT
ERR_API_MOD_INIT error.h, 706 ERR_BUSY	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE error.h, 708	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC error.h, 708
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC error.h, 708 ERR_CLK_TIMEOUT
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE error.h, 708	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC error.h, 708
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE error.h, 708 ERR_CAN_INIT_FAIL error.h, 708	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC error.h, 708 ERR_CLK_TIMEOUT
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE error.h, 708 ERR_CAN_INIT_FAIL error.h, 708 ERR_CAN_INIT_FAIL	ERR_CLK_PLL_MAX_PCT error.h, 709  ERR_CLK_PLL_MIN_PCT error.h, 709  ERR_CLK_PLL_NO_SOLUTION error.h, 709  ERR_CLK_SRC error.h, 708  ERR_CLK_TIMEOUT error.h, 709  ERR_DM_BASE
ERR_API_MOD_INIT error.h, 706 ERR_BUSY error.h, 706 ERR_CAN_BAD_MEM_BUF error.h, 708 ERR_CAN_BASE error.h, 708 ERR_CAN_INIT_FAIL error.h, 708	ERR_CLK_PLL_MAX_PCT error.h, 709 ERR_CLK_PLL_MIN_PCT error.h, 709 ERR_CLK_PLL_NO_SOLUTION error.h, 709 ERR_CLK_SRC error.h, 708 ERR_CLK_TIMEOUT error.h, 709

error.h, 709	error.h, 707
ERR_DM_NOT_ENTERED	ERR_I2C_TIMEOUT
error.h, 709	error.h, 708
ERR_DM_UNKNOWN_CMD	ERR_ISP_ADDR_ERROR
error.h, 709	error.h, 706
ERR_DMA_BASE	ERR_ISP_ADDR_NOT_MAPPED
error.h, 709	error.h, 706
ERR_DMA_BUSY	ERR_ISP_BASE
error.h, 709	error.h, 706
ERR_DMA_CHANNEL_DISABLED	ERR_ISP_BUSY
error.h, 709	error.h, 706
ERR_DMA_CHANNEL_NUMBER	ERR_ISP_CMD_LOCKED
error.h, 709	error.h, 706
ERR_DMA_CHANNEL_VALID_PENDING	ERR_ISP_CODE_READ_PROTECTION_ENABLED
error.h, 709	error.h, 706
ERR_DMA_ERROR_INT	ERR_ISP_COMPARE_ERROR
error.h, 709	error.h, 706
ERR DMA GENERAL	ERR ISP COUNT ERROR
error.h, 709	error.h, 706
ERR_DMA_NOT_ALIGNMENT	ERR ISP DST ADDR ERROR
error.h, 709	error.h, 706
ERR DMA PARAM	ERR_ISP_DST_ADDR_NOT_MAPPED
error.h, 709	error.h, 706
ERR_DMA_PING_PONG_EN	ERR ISP EEPROM NO CLOCK
error.h, 709	error.h, 706
ERR_DMA_QUEUE_EMPTY	ERR_ISP_EEPROM_NO_POWER
error.h, 709	error.h, 706
ERR_FAILED	ERR_ISP_FLASH_NO_CLOCK
error.h, 706	error.h, 706
ERR_FLEXCOMM_FUNCNOTSUPPORTED	ERR_ISP_FLASH_NO_POWER
CHIP: LPC5411X flexcomm API, 379	error.h, 706
ERR_FLEXCOMM_INVALIDBASE	ERR_ISP_INVALID_BAUD_RATE
CHIP: LPC5411X flexcomm API, 379	error.h, 706
ERR_FLEXCOMM_NOTFREE	ERR_ISP_INVALID_CODE
CHIP: LPC5411X flexcomm API, 379	error.h, 706
ERR_I2C_BASE	ERR_ISP_INVALID_COMMAND
error.h, 707	error.h, 706
ERR_I2C_BUFFER_OVERFLOW	ERR_ISP_INVALID_FLASH_UNIT
error.h, 707	error.h, 706
ERR_I2C_BUFFER_UNDERFLOW	ERR_ISP_INVALID_SECTOR
error.h, 708	error.h, 706
ERR_I2C_BUSY	ERR_ISP_INVALID_STOP_BIT
error.h, 707	error.h, 706
ERR_I2C_BYTE_COUNT_ERR	ERR_ISP_IRC_NO_POWER
error.h, 707	error.h, 706
ERR_I2C_GENERAL_FAILURE	ERR_ISP_PARAM_ERROR
error.h, 707	error.h, 706
ERR_I2C_LOSS_OF_ARBRITRATION	ERR_ISP_REINVOKE_ISP_CONFIG
error.h, 707	error.h, 706
ERR_I2C_LOSS_OF_ARBRITRATION_NAK_BIT	ERR_ISP_SECTOR_NOT_BLANK
error.h, 707	error.h, 706
ERR_I2C_NAK	ERR_ISP_SECTOR_NOT_PREPARED_FOR_WRIT←
error.h, 707	E_OPERATION
ERR_I2C_PARAM	error.h, 706
error.h, 708	ERR_ISP_SETTING_ACTIVE_PARTITION
ERR_I2C_REGS_SET_TO_DEFAULT	error.h, 706
error.h, 708	ERR_ISP_SRC_ADDR_ERROR
ERR_I2C_SLAVE_NOT_ADDRESSED	error.h, 706

ERR_ISP_SRC_ADDR_NOT_MAPPED	ERR_SPIFI_DEVICE_ERROR
error.h, 706	error.h, 706
ERR_ISP_USER_CODE_CHECKSUM	ERR_SPIFI_ERASE_NEEDED
error.h, 706	error.h, 707
ERR_OTP_AES_KEYS_ENABLED	ERR_SPIFI_INTERNAL_ERROR
error.h, 708	error.h, 706
ERR_OTP_ALL_DATA_OR_MASK_ZERO	ERR_SPIFI_LITE_BASE
error.h, 708	error.h, 708
ERR_OTP_BASE	ERR_SPIFI_LITE_BUSY
error.h, 708	error.h, 708
ERR_OTP_ETH_MAC_ENABLED	ERR_SPIFI_LITE_IN_DMA
error.h, 708	error.h, 708
ERR_OTP_ILLEGAL_BANK	ERR_SPIFI_LITE_INVALID_ARGUMENTS
error.h, 708	error.h, 708
ERR_OTP_READ_DATA_MISMATCH	ERR_SPIFI_LITE_MEMORY_MODE_OFF
error.h, 708	error.h, 708
ERR_OTP_SOME_BITS_ALREADY_PROGRAMMED	ERR_SPIFI_LITE_MEMORY_MODE_ON
error.h, 708	error.h, 708
ERR_OTP_USB_ID_ENABLED	ERR_SPIFI_LITE_NOT_IN_DMA
error.h, 708	error.h, 708
ERR_OTP_WR_ENABLE_INVALID	ERR_SPIFI_NO_DEVICE
error.h, 708	error.h, 707
ERR_OTP_WRITE_ACCESS_LOCKED	ERR_SPIFI_OPERAND_ERROR
error.h, 708	error.h, 707
ERR_PWR_BASE	ERR_SPIFI_STATUS_PROBLEM
error.h, 709	error.h, 707
ERR_SEC_AES_BASE	ERR_SPIFI_TIMEOUT
error.h, 707	error.h, 706
ERR_SEC_AES_DMA_CHANNEL_CFG	ERR_SPIFI_UNKNOWN_EXT
error.h, 707	error.h, 707
ERR_SEC_AES_DMA_MUX_CFG	ERR_SPIFI_UNKNOWN_ID
error.h, 707	error.h, 707
ERR_SEC_AES_KEY_ALREADY_PROGRAMMED	ERR_SPIFI_UNKNOWN_MFG
error.h, 707	error.h, 707
ERR_SEC_AES_NOT_SUPPORTED	ERR_SPIFI_UNKNOWN_TYPE
error.h, 707	error.h, 707
ERR_SEC_AES_WRONG_CMD	ERR_TIME_OUT
error.h, 707	error.h, 706
ERR_SPI_BASE	ERR_UART_BASE
error.h, 709	error.h, 708
ERR_SPI_BUSY	ERR_UART_BAUDRATE
error.h, 709	error.h, 708
ERR_SPI_CLKSTALL	ERR_UART_OVERRUN_FRAME_PARITY_NOISE
error.h, 709	error.h, 708
ERR_SPI_INVALID_LENGTH	ERR_UART_PARAM
error.h, 709	error.h, 708
ERR_SPI_PARAM	ERR_UART_RXD_BUSY
error.h, 709	error.h, 708
ERR_SPI_RXOVERRUN	ERR_UART_TXD_BUSY
error.h, 709	error.h, 708
ERR_SPI_SELNASSERT	ERR_UART_UNDERRUN
error.h, 709	error.h, 708
ERR_SPI_SELNDEASSERT	ERR_USBD_BAD_CFG_DESC
error.h, 709	error.h, 707
ERR_SPI_TXUNDERRUN	ERR_USBD_BAD_DESC
error.h, 709	error.h, 707
ERR SPIFI BASE	ERR_USBD_BAD_EP_DESC
error.h, 706	error.h, 707
GHULH, 700	GIIOI.II, IOI

ERR_USBD_BAD_INTF_DESC	ERR_CGU_DIV_VAL, 707
error.h, 707	ERR_CGU_INVALID_PARAM, 707
ERR_USBD_BAD_MEM_BUF	ERR_CGU_INVALID_SLICE, 707
error.h, 707	ERR_CGU_NOT_IMPL, 707
ERR_USBD_BASE	ERR_CGU_OUTPUT_GEN, 707
error.h, 707	ERR_CGU_SRC, 707
ERR_USBD_INVALID_REQ	ERR_CLK_BASE, 708
error.h, 707	ERR_CLK_BASE_OFF, 709
ERR_USBD_SEND_DATA	ERR_CLK_CFG, 709
error.h, 707	ERR_CLK_DIV_SRC, 708
ERR_USBD_SEND_ZLP	ERR_CLK_DIV_VAL, 708
error.h, 707	ERR_CLK_INVALID_PARAM, 708
ERR_USBD_STALL	ERR_CLK_INVALID_SLICE, 708
error.h, 707	ERR_CLK_NOT_IMPL, 708
ERR_USBD_TOO_MANY_CLASS_HDLR	ERR_CLK_OFF_DEADLOCK, 709
error.h, 707	ERR_CLK_OSC_FREQ, 709
ERR_USBD_UNHANDLED	ERR CLK OUTPUT GEN, 708
error.h, 707	ERR CLK PLL FIN TOO LARGE, 708
ERRINT	ERR CLK PLL FIN TOO SMALL, 708
LPC_DMA_COMMON_T, 577	ERR CLK PLL FOUT TOO LARGE, 708
ERROR	ERR CLK PLL FOUT TOO SMALL, 708
LPC Public Types, 480	ERR CLK PLL MAX PCT, 709
EVEN	ERR CLK PLL MIN PCT, 709
LPC_SCT_T, 600	ERR_CLK_PLL_NO_SOLUTION, 709
EVENT	ERR_CLK_SRC, 708
LPC_SCT_T, 600	ERR_CLK_TIMEOUT, 709
EVFLAG	ERR DM BASE, 709
LPC_SCT_T, 601	ERR_DM_COMM_FAIL, 709
EXCCNT	ERR_DM_NOT_ENTERED, 709
DWT_Type, 557	ERR DM UNKNOWN CMD, 709
EXT_SCLCK_MASTER	ERR DMA BASE, 709
i2s_5411x.h, 730	ERR_DMA_BUSY, 709
EXTERN	ERR_DMA_CHANNEL_DISABLED, 709
LPC Public Macros, 475	ERR_DMA_CHANNEL_NUMBER, 709
emWin download and installation, 548	ERR DMA CHANNEL VALID PENDING, 709
error.h	ERR DMA ERROR INT, 709
COMPILE_TIME_ASSERT, 705	ERR DMA GENERAL, 709
ERR ADC BASE, 709	ERR_DMA_NOT_ALIGNMENT, 709
ERR ADC INVALID CHANNEL, 709	ERR_DMA_PARAM, 709
ERR_ADC_INVALID_LENGTH, 709	ERR DMA PING PONG EN, 709
ERR ADC INVALID SEQUENCE, 709	ERR_DMA_QUEUE_EMPTY, 709
ERR ADC INVALID SETUP, 709	ERR FAILED, 706
ERR_ADC_NO_POWER, 709	ERR I2C BASE, 707
ERR_ADC_OVERRUN, 709	ERR I2C BUFFER OVERFLOW, 707
ERR ADC PARAM, 709	ERR_I2C_BUFFER_UNDERFLOW, 708
ERR API BASE, 706	ERR I2C BUSY, 707
ERR_API_INVALID_PARAM1, 706	ERR_I2C_BYTE_COUNT_ERR, 707
ERR_API_INVALID_PARAM2, 706	ERR I2C GENERAL FAILURE, 707
ERR_API_INVALID_PARAM3, 706	ERR_I2C_LOSS_OF_ARBRITRATION, 707
ERR API INVALID PARAMS, 706	ERR_I2C_LOSS_OF_ARBRITRATION_NAK_BIT,
ERR API MOD INIT, 706	707
ERR_BUSY, 706	ERR I2C NAK, 707
ERR_CAN_BAD_MEM_BUF, 708	ERR_I2C_PARAM, 708
ERR CAN BASE, 708	ERR_I2C_REGS_SET_TO_DEFAULT, 708
ERR_CAN_INIT_FAIL, 708	ERR_I2C_SLAVE_NOT_ADDRESSED, 707
ERR_CANOPEN_INIT_FAIL, 708	ERR I2C TIMEOUT, 708
ERR CGU BASE, 707	ERR ISP ADDR ERROR, 706
ERR CGU DIV SRC, 707	ERR ISP ADDR NOT MAPPED, 706
	, • • • • • • • • • • •

ERR_ISP_BASE, 706	ERR_SPIFI_DEVICE_ERROR, 706
ERR_ISP_BUSY, 706	ERR_SPIFI_ERASE_NEEDED, 707
ERR_ISP_CMD_LOCKED, 706	ERR_SPIFI_INTERNAL_ERROR, 706
ERR_ISP_CODE_READ_PROTECTION_ENAB←	ERR_SPIFI_LITE_BASE, 708
LED, 706	ERR SPIFI LITE BUSY, 708
ERR_ISP_COMPARE_ERROR, 706	ERR_SPIFI_LITE_IN_DMA, 708
ERR_ISP_COUNT_ERROR, 706	ERR_SPIFI_LITE_INVALID_ARGUMENTS, 708
ERR_ISP_DST_ADDR_ERROR, 706	ERR_SPIFI_LITE_MEMORY_MODE_OFF, 708
ERR_ISP_DST_ADDR_NOT_MAPPED, 706	ERR_SPIFI_LITE_MEMORY_MODE_ON, 708
ERR_ISP_EEPROM_NO_CLOCK, 706	ERR_SPIFI_LITE_NOT_IN_DMA, 708
ERR_ISP_EEPROM_NO_POWER, 706	ERR_SPIFI_NO_DEVICE, 707
ERR ISP FLASH NO CLOCK, 706	ERR_SPIFI_OPERAND_ERROR, 707
ERR_ISP_FLASH_NO_POWER, 706	ERR_SPIFI_STATUS_PROBLEM, 707
ERR_ISP_INVALID_BAUD_RATE, 706	ERR_SPIFI_TIMEOUT, 706
ERR_ISP_INVALID_CODE, 706	ERR_SPIFI_UNKNOWN_EXT, 707
ERR_ISP_INVALID_COMMAND, 706	ERR_SPIFI_UNKNOWN_ID, 707
ERR_ISP_INVALID_FLASH_UNIT, 706	ERR_SPIFI_UNKNOWN_MFG, 707
ERR_ISP_INVALID_SECTOR, 706	ERR_SPIFI_UNKNOWN_TYPE, 707
ERR_ISP_INVALID_STOP_BIT, 706	ERR TIME OUT, 706
ERR ISP IRC NO POWER, 706	ERR_UART_BASE, 708
ERR_ISP_PARAM_ERROR, 706	ERR_UART_BAUDRATE, 708
ERR_ISP_REINVOKE_ISP_CONFIG, 706	ERR_UART_OVERRUN_FRAME_PARITY_NOI↔
ERR_ISP_SECTOR_NOT_BLANK, 706	SE, 708
ERR_ISP_SECTOR_NOT_PREPARED_FOR_←	ERR UART PARAM, 708
WRITE_OPERATION, 706	ERR_UART_RXD_BUSY, 708
ERR_ISP_SETTING_ACTIVE_PARTITION, 706	
	ERR_UART_TXD_BUSY, 708
ERR_ISP_SRC_ADDR_ERROR, 706	ERR_UART_UNDERRUN, 708
ERR_ISP_SRC_ADDR_NOT_MAPPED, 706	ERR_USBD_BAD_CFG_DESC, 707
ERR_ISP_USER_CODE_CHECKSUM, 706	ERR_USBD_BAD_DESC, 707
ERR_OTP_AES_KEYS_ENABLED, 708	ERR_USBD_BAD_EP_DESC, 707
ERR_OTP_ALL_DATA_OR_MASK_ZERO, 708	ERR_USBD_BAD_INTF_DESC, 707
ERR_OTP_BASE, 708	ERR_USBD_BAD_MEM_BUF, 707
ERR_OTP_ETH_MAC_ENABLED, 708	ERR_USBD_BASE, 707
ERR_OTP_ILLEGAL_BANK, 708	ERR_USBD_INVALID_REQ, 707
ERR_OTP_READ_DATA_MISMATCH, 708	ERR_USBD_SEND_DATA, 707
ERR_OTP_SOME_BITS_ALREADY_PROGRA↔	ERR_USBD_SEND_ZLP, 707
MMED, 708	ERR_USBD_STALL, 707
ERR_OTP_USB_ID_ENABLED, 708	ERR_USBD_TOO_MANY_CLASS_HDLR, 707
ERR_OTP_WR_ENABLE_INVALID, 708	ERR_USBD_UNHANDLED, 707
ERR_OTP_WRITE_ACCESS_LOCKED, 708	ErrorCode_t, 705
ERR_PWR_BASE, 709	LPC_OK, 706
ERR_SEC_AES_BASE, 707	offsetof, 705
ERR_SEC_AES_DMA_CHANNEL_CFG, 707	PENDING_SPIFI_LITE, 708
ERR_SEC_AES_DMA_MUX_CFG, 707	PWR_ERROR_CLOCK_FREQ_TOO_HIGH, 709
ERR_SEC_AES_KEY_ALREADY_PROGRAM←	PWR_ERROR_ILLEGAL_MODE, 709
MED, 707	PWR_ERROR_INVALID_CFG, 709
ERR_SEC_AES_NOT_SUPPORTED, 707	PWR_ERROR_INVALID_STATE, 709
ERR_SEC_AES_WRONG_CMD, 707	PWR_ERROR_PVT_DETECT, 709
ERR_SPI_BASE, 709	SEC_AES_DMA_BUSY, 707
ERR_SPI_BUSY, 709	SEC_AES_NO_ERROR, 707
ERR_SPI_CLKSTALL, 709	ErrorCode_t
ERR_SPI_INVALID_LENGTH, 709	error.h, 705
ERR_SPI_PARAM, 709	eventCB
ERR_SPI_RXOVERRUN, 709	SPIM_XFER_T, 640
ERR_SPI_SELNASSERT, 709	SPIS_XFER_T, 642
ERR_SPI_SELNDEASSERT, 709	ExtClockIn
ERR_SPI_TXUNDERRUN, 709	CHIP: LPC5411x Chip driver build time options,
ERR SPIFI BASE, 706	388

FALL	FIFOdepth
LPC_PIN_INT_T, 592	I2S_AUDIO_FORMAT_T, 562
FALSE	FLAGS
LPC Public Types, 479	LPC_ADC_T, 571
FEED	FLASHCFG
LPC_WWDT_T, 625	LPC_SYSCON_T, 611
FFCR	FLASHTIM_20MHZ_CPU
TPI_Type, 645	CHIP: LPC5411X System and Control Driver, 333
FFSR	FLEXCOMM0 IRQn
TPI_Type, 645	CHIP_5411X: LPC5411X M0 core peripheral inter-
FIFO0	rupt numbers, 428
TPI_Type, 645	CHIP 5411X: LPC5411X M4 core peripheral inter-
FIFO1	rupt numbers, 431
TPI_Type, 645	FLEXCOMM1_IRQn
FIFO_CTRL	CHIP_5411X: LPC5411X M0 core peripheral inter-
CHIP: LPC5411X DMIC driver, 144	rupt numbers, 428
FIFO_DATA	CHIP_5411X: LPC5411X M4 core peripheral inter-
CHIP: LPC5411X DMIC driver, 144	rupt numbers, 431
FIFO_STATUS	FLEXCOMM2 IRQn
CHIP: LPC5411X DMIC driver, 144	CHIP_5411X: LPC5411X M0 core peripheral inter-
FIFOCFG	rupt numbers, 428
LPC_I2S_T, 584	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC_SPI_T, 605	rupt numbers, 431
LPC USART T, 622	FLEXCOMM3_IRQn
FIFOINTENCLR	CHIP_5411X: LPC5411X M0 core peripheral inter-
LPC_I2S_T, 584	rupt numbers, 428
LPC_SPI_T, 605	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC_USART_T, 622	rupt numbers, 431
FIFOINTENSET	FLEXCOMM4_IRQn
LPC_I2S_T, 584	CHIP_5411X: LPC5411X M0 core peripheral inter-
LPC_SPI_T, 605	rupt numbers, 428
LPC_USART_T, 622	CHIP_5411X: LPC5411X M4 core peripheral inter-
FIFOINTSTAT	rupt numbers, 431
LPC_I2S_T, 585	FLEXCOMM5_IRQn
LPC_SPI_T, 605	CHIP_5411X: LPC5411X M0 core peripheral inter-
LPC USART T, 622	rupt numbers, 428
FIFORD	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC_I2S_T, 585	rupt numbers, 431
LPC_SPI_T, 605	FLEXCOMM6_IRQn
LPC_USART_T, 622	CHIP_5411X: LPC5411X M0 core peripheral inter-
FIFORD48HNOPOP	rupt numbers, 428
LPC_I2S_T, 585	CHIP_5411X: LPC5411X M4 core peripheral inter-
FIFORDNOPOP	rupt numbers, 431
LPC I2S T, 585	FLEXCOMM7 IRQn
LPC_SPI_T, 605	CHIP_5411X: LPC5411X M0 core peripheral inter-
LPC USART T, 622	rupt numbers, 429
FIFOSTAT	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC_I2S_T, 585	rupt numbers, 431
LPC_SPI_T, 605	FLEXCOMM_ID_I2C
LPC_USART_T, 622	CHIP: LPC5411X flexcomm API, 379
FIFOTRIG	FLEXCOMM_ID_I2S
LPC_I2S_T, 585	CHIP: LPC5411X flexcomm API, 379
LPC_SPI_T, 605	FLEXCOMM_ID_SPI
LPC_USART_T, 622	CHIP: LPC5411X flexcomm API, 379
FIFOWR	FLEXCOMM_ID_USART
LPC_I2S_T, 585	CHIP: LPC5411X flexcomm API, 379
LPC_SPI_T, 606	FLEXCOMM_LOCK
LPC_USART_T, 623	CHIP: LPC5411X flexcomm API, 379
— — <i>- :</i>	•

FLEXCOMM_PERIPH_I2C	FRGCTRL
CHIP: LPC5411X flexcomm API, 380	LPC_SYSCON_T, 611
FLEXCOMM_PERIPH_I2S_RX	FROCTRL
CHIP: LPC5411X flexcomm API, 380	LPC_SYSCON_T, 611
FLEXCOMM_PERIPH_I2S_TX	FSCR
CHIP: LPC5411X flexcomm API, 380	TPI_Type, 646
FLEXCOMM_PERIPH_NONE	FUNCTION0
CHIP: LPC5411X flexcomm API, 380	DWT_Type, 558
FLEXCOMM PERIPH SPI	FUNCTION1
CHIP: LPC5411X flexcomm API, 380	DWT_Type, 558
FLEXCOMM PERIPH T	FUNCTION2
CHIP: LPC5411X flexcomm API, 380	DWT_Type, 558
FLEXCOMM_PERIPH_USART	FUNCTION3
CHIP: LPC5411X flexcomm API, 380	DWT_Type, 558
FLEXCOMM_PSEL_OFFSET	FXCOMCLKSEL
CHIP: LPC5411X flexcomm API, 379	LPC_SYSCON_T, 611
FOLDCNT	fifo config dma
DWT_Type, 558	uart 5411x.c, 805
FPCA	fifo_config_int
CONTROL_Type, 552	uart_5411x.c, 805
FREQ MEAS MAIN CLK	fifo_ctrl_rx
CHIP: LPC5411X Input Mux Registers and Driver,	i2s_5411x.c, 782
195	fifo_ctrl_tx
FREQMEAS REF	i2s_5411x.c, 782
LPC_INMUX_T, 587	fifo_err_rx
FREQMEAS_TARGET	I2S_STATISTICS_T, 564
LPC_INMUX_T, 587	UART STATISTICS T, 649
FREQMECTRL	fifo_err_tx
LPC_SYSCON_T, 611	I2S_STATISTICS_T, 564
FREQMSR_32KHZOSC	UART_STATISTICS_T, 649
CHIP: LPC5411X Input Mux Registers and Driver,	fifo_ints
195	CHIP: LPC5411X DMIC driver, 144
FREQMSR_CLKIN	fifo_overrun
CHIP: LPC5411X Input Mux Registers and Driver,	CHIP: LPC5411X DMIC driver, 144
195	fifo_underrun
FREQMSR FRO12MHZ	CHIP: LPC5411X DMIC driver, 144
CHIP: LPC5411X Input Mux Registers and Driver,	FindGreatestCommonDivisor
195	pll_5411x.c, 795
FREQMSR_PIO0_20	findPlIMMult
CHIP: LPC5411X Input Mux Registers and Driver,	pll_5411x.c, 795
195	findPIIPostDiv
FREQMSR_PIO0_24	pll_5411x.c, 795
CHIP: LPC5411X Input Mux Registers and Driver,	findPIIPreDiv
195	pll_5411x.c, 795
FREQMSR_PIO0_4	FlagStatus
CHIP: LPC5411X Input Mux Registers and Driver,	LPC Public Types, 480
•	
195 FREQMSR PIO1 4	flags
	PLL_CONFIG_T, 630 PLL_SETUP_T, 631
CHIP: LPC5411X Input Mux Registers and Driver,	
195	fpulnit
FREQMSR_SRC_T	CHIP: FPU initialization, 54
CHIP: LPC5411X Input Mux Registers and Driver,	FrameDelay
195 EDEOMER WINGS	SPIM_DELAY_CONFIG_T, 639
FREQMSR_WDOSC	FrameWidth
CHIP: LPC5411X Input Mux Registers and Driver,	I2S_AUDIO_FORMAT_T, 562
195	FunctionalState
FRGCLKSEL	LPC Public Types, 480 Functions and Instructions Reference, 465
LPC_SYSCON_T, 611	runctions and instructions reference, 465

GAINSHFT	CHIP: LPC5411X DMIC driver, 145
CHIP: LPC5411X DMIC driver, 145	HardFault_Handler
GE	cr_startup_lpc5411x-m0.c, 806
APSR_Type, 550	cr_startup_lpc5411x.c, 807
xPSR_Type, 667	HardFault_IRQn
GINT0_IRQn	CHIP_5411X: LPC5411X M0 core peripheral inter-
CHIP_5411X: LPC5411X M0 core peripheral inter-	rupt numbers, 428
rupt numbers, 428	CHIP_5411X: LPC5411X M4 core peripheral inter-
CHIP_5411X: LPC5411X M4 core peripheral inter-	rupt numbers, 430
rupt numbers, 430	head
GINT1_IRQn	RINGBUFF_T, 633
CHIP_5411X: LPC5411X M0 core peripheral inter-	hostIrqPortPin
rupt numbers, 428	PINTABLE_T, 629
CHIP_5411X: LPC5411X M4 core peripheral inter-	hostMisoPortPin
rupt numbers, 430	PINTABLE_T, 629
GPIOGR_COMB	hostMosiPortPin
CHIP: LPC5411X GPIO group driver, 166	PINTABLE_T, 629
GPIOGR_INT	hostSckPortPin
CHIP: LPC5411X GPIO group driver, 166	PINTABLE_T, 629
GPIOGR_TRIG	hostSselPortPin
CHIP: LPC5411X GPIO group driver, 166	PINTABLE_T, 629
gainshft	
CHIP: LPC5411X DMIC driver, 145	I2C_CFG_MASK
get_tx_data	CHIP: LPC5411x I2C driver, 393
spim_5411x.c, 799	I2C_CFG_MONCLKSTR
spis_5411x.c, 800	CHIP: LPC5411x I2C driver, 393
GetDMLY	I2C_CFG_MONEN
rtc_ut.c, 798	CHIP: LPC5411x I2C driver, 393
	I2C_CFG_MSTEN
H NID T cos	CHIP: LPC5411x I2C driver, 393
_WB_T, 665	I2C_CFG_SLVEN
LPC_SCT_T, 601	CHIP: LPC5411x I2C driver, 393, 394
HALT_H	I2C_CFG_TIMEOUTEN
LPC_SCT_T, 601	CHIP: LPC5411x I2C driver, 394
HALT_L	I2C_INTENCLR_EVENTTIMEOUT
LPC_SCT_T, 601	CHIP: LPC5411x I2C driver, 394
HFSR	I2C_INTENCLR_MONIDLE
SCB_Type, 635	CHIP: LPC5411x I2C driver, 394
HOURSPERDAY	I2C_INTENCLR_MONOV
rtc_ut.c, 797	CHIP: LPC5411x I2C driver, 394
HWVAD	I2C_INTENCLR_MONRDY
CHIP_5411X: LPC5411X M0 core peripheral inter- rupt numbers, 429	CHIP: LPC5411x I2C driver, 395 I2C INTENCLR MSTPENDING
HWVAD_IRQn	CHIP: LPC5411x I2C driver, 395
CHIP_5411X: LPC5411X M4 core peripheral inter-	I2C_INTENCLR_MSTRARBLOSS
rupt numbers, 431	CHIP: LPC5411x I2C driver, 395
HWVADGAIN	I2C_INTENCLR_MSTSTSTPERR
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 395
HWVADHPFS	I2C_INTENCLR_SCLTIMEOUT
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 395, 396
HWVADLOWZ	I2C_INTENCLR_SLVDESEL
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 396
HWVADRSTT	I2C_INTENCLR_SLVNOTSTR
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 396
HWVADST10	I2C_INTENCLR_SLVPENDING
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 396
HWVADTHGN	I2C_INTENSET_EVENTTIMEOUT
CHIP: LPC5411X DMIC driver, 145	CHIP: LPC5411x I2C driver, 396
HWVADTHGS	I2C INTENSET MONIDLE

CHIP: LPC5411x I2C driver, 397	CHIP: LPC5411x I2C driver, 403
I2C_INTENSET_MONOV	I2C_MSTTIME_MSTSCLHIGH
CHIP: LPC5411x I2C driver, 397	CHIP: LPC5411x I2C driver, 403
I2C_INTENSET_MONRDY	I2C_MSTTIME_MSTSCLLOW
CHIP: LPC5411x I2C driver, 397	CHIP: LPC5411x I2C driver, 403, 404
I2C_INTENSET_MSTPENDING	I2C_SLVADR_MASK
CHIP: LPC5411x I2C driver, 397	CHIP: LPC5411x I2C driver, 404
I2C_INTENSET_MSTRARBLOSS	I2C_SLVADR_SADISABLE
CHIP: LPC5411x I2C driver, 397, 398	CHIP: LPC5411x I2C driver, 404
I2C_INTENSET_MSTSTSTPERR	I2C_SLVADR_SLVADR
CHIP: LPC5411x I2C driver, 398	CHIP: LPC5411x I2C driver, 404
I2C_INTENSET_SCLTIMEOUT	I2C_SLVCTL_SLVCONTINUE
CHIP: LPC5411x I2C driver, 398	CHIP: LPC5411x I2C driver, 404
I2C_INTENSET_SLVDESEL	I2C_SLVCTL_SLVDMA
CHIP: LPC5411x I2C driver, 398	CHIP: LPC5411x I2C driver, 405
I2C_INTENSET_SLVNOTSTR	I2C_SLVCTL_SLVNACK
CHIP: LPC5411x I2C driver, 398	CHIP: LPC5411x I2C driver, 405
I2C_INTENSET_SLVPENDING	I2C_SLVDAT_DATAMASK
CHIP: LPC5411x I2C driver, 399	CHIP: LPC5411x I2C driver, 405
I2C_INTSTAT_EVENTTIMEOUT	I2C_SLVQUAL_QUALMODE0
CHIP: LPC5411x I2C driver, 399	CHIP: LPC5411x I2C driver, 405
I2C_INTSTAT_MONIDLE	I2C_SLVQUAL_SLVQUAL0
CHIP: LPC5411x I2C driver, 399	CHIP: LPC5411x I2C driver, 405, 406
I2C_INTSTAT_MONOV	I2C_STAT_EVENTTIMEOUT
CHIP: LPC5411x I2C driver, 399	CHIP: LPC5411x I2C driver, 406
I2C_INTSTAT_MONRDY	I2C_STAT_MONACTIVE
CHIP: LPC5411x I2C driver, 399, 400	CHIP: LPC5411x I2C driver, 406
I2C_INTSTAT_MSTPENDING	I2C_STAT_MONIDLE
CHIP: LPC5411x I2C driver, 400	CHIP: LPC5411x I2C driver, 406
I2C_INTSTAT_MSTRARBLOSS	I2C_STAT_MONOV
CHIP: LPC5411x I2C driver, 400	CHIP: LPC5411x I2C driver, 406
I2C_INTSTAT_MSTSTSTPERR CHIP: LPC5411x I2C driver, 400	I2C_STAT_MONRDY
	CHIP: LPC5411x I2C driver, 407 I2C STAT MSTCODE IDLE
I2C_INTSTAT_SCLTIMEOUT	CHIP: LPC5411x I2C driver, 407
CHIP: LPC5411x I2C driver, 400 I2C INTSTAT SLVDESEL	I2C_STAT_MSTCODE_NACKADR
CHIP: LPC5411x I2C driver, 401	CHIP: LPC5411x I2C driver, 407 I2C STAT MSTCODE NACKDAT
I2C_INTSTAT_SLVNOTSTR CHIP: LPC5411x I2C driver, 401	CHIP: LPC5411x I2C driver, 407
I2C_INTSTAT_SLVPENDING	I2C_STAT_MSTCODE_RXREADY
CHIP: LPC5411x I2C driver, 401	CHIP: LPC5411x I2C driver, 407, 408
I2C_MONRXDAT_DATA	I2C_STAT_MSTCODE_TXREADY
CHIP: LPC5411x I2C driver, 401	CHIP: LPC5411x I2C driver, 408
I2C_MONRXDAT_MONNACK	I2C STAT MSTPENDING
CHIP: LPC5411x I2C driver, 401, 402	CHIP: LPC5411x I2C driver, 408
I2C_MONRXDAT_MONRESTART	I2C_STAT_MSTRARBLOSS
CHIP: LPC5411x I2C driver, 402	CHIP: LPC5411x I2C driver, 408
I2C_MONRXDAT_MONSTART	I2C STAT MSTSTATE
CHIP: LPC5411x I2C driver, 402	CHIP: LPC5411x I2C driver, 408
I2C_MSTCTL_MSTCONTINUE	I2C_STAT_MSTSTSTPERR
CHIP: LPC5411x I2C driver, 402	CHIP: LPC5411x I2C driver, 409
I2C_MSTCTL_MSTDMA	I2C_STAT_SCLTIMEOUT
CHIP: LPC5411x I2C driver, 402	CHIP: LPC5411x I2C driver, 409
I2C_MSTCTL_MSTSTART	I2C_STAT_SLVCODE_ADDR
CHIP: LPC5411x I2C driver, 403	CHIP: LPC5411x I2C driver, 409
I2C_MSTCTL_MSTSTOP	I2C_STAT_SLVCODE_RX
CHIP: LPC5411x I2C driver, 403	CHIP: LPC5411x I2C driver, 409
I2C MSTDAT DATAMASK	I2C_STAT_SLVCODE_TX

CHIP: LPC5411x I2C driver, 409, 410	ChannelNumber, 562
I2C_STAT_SLVDESEL	DataPos, 562
CHIP: LPC5411x I2C driver, 410	Direction, 562
I2C_STAT_SLVIDX	Divider, 562
CHIP: LPC5411x I2C driver, 410	FIFOdepth, 562
I2C_STAT_SLVNOTSTR	FrameWidth, 562
CHIP: LPC5411x I2C driver, 410	LeftJust, 563
I2C_STAT_SLVPENDING	MSCfg, 563
CHIP: LPC5411x I2C driver, 410	Mode, 563
I2C_STAT_SLVSEL	PDMData, 563
CHIP: LPC5411x I2C driver, 411	RightLow, 563
I2C_STAT_SLVSTATE	SCKPol, 563
CHIP: LPC5411x I2C driver, 411	WSPol, 563
I2C_TIMEOUT_VAL	WordWidth, 563
CHIP: LPC5411x I2C driver, 411	I2S CFG1 2NDCOUNT
I2CM_STATUS_ARBLOST	i2s_5411x.h, 723
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_DATALEN
I2CM_STATUS_BUS_ERROR	i2s_5411x.h, 723
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_DATAPAUSE
I2CM_STATUS_BUSY	i2s_5411x.h, <mark>724</mark>
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_LEFTJUST
I2CM_STATUS_ERROR	i2s_5411x.h, <mark>724</mark>
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_MAINENABLE
I2CM_STATUS_NAK_ADR	i2s_5411x.h, 724
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_MODE
I2CM_STATUS_NAK_DAT	i2s_5411x.h, 724
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_MSTSLVCFG
I2CM_STATUS_OK	i2s 5411x.h, <mark>724</mark>
CHIP: LPC5411X I2C master-only driver, 172	I2S_CFG1_ONECHANNEL
I2CM_XFER_T, 559	i2s_5411x.h, 724
rxBuff, 560	I2S CFG1 PDMDATA
rxSz, 560	i2s 5411x.h, 724
slaveAddr, 560	I2S_CFG1_RIGHTLOW
status, 560	i2s 5411x.h, 724
txBuff, 560	I2S_CFG1_SCK_POL
txSz, 560	i2s_5411x.h, 724
I2CS_XFER_T, 560	I2S_CFG1_WS_POL
slaveDone, 561	i2s_5411x.h, 725
slaveRecv, 561	I2S_CFG2_FRAMELEN
slaveSend, 561	i2s_5411x.h, 725
slaveStart, 561	I2S_CFG2_POSITION
I2CSlaveXferDone	i2s_5411x.h, 725
CHIP: LPC5411X I2C slave-only driver, 180	I2S_CLASSIC
I2CSlaveXferRecv	i2s_5411x.h, 730
CHIP: LPC5411X I2C slave-only driver, 180	I2S_DIR_T
I2CSlaveXferSend	i2s_5411x.h, <mark>729</mark>
CHIP: LPC5411X I2C slave-only driver, 180	I2S_FIFO_CFG_DMARX
I2CSlaveXferStart	i2s_5411x.h, 725
CHIP: LPC5411X I2C slave-only driver, 181	I2S_FIFO_CFG_DMATX
I2S6_IRQHandler	i2s_5411x.h, 725
i2s_5411x.h, 723	12S FIFO CFG EMPTYRX
I2S6_IRQn	i2s_5411x.h, 725
i2s_5411x.h, 723	I2S_FIFO_CFG_EMPTYTX
I2S7 IRQHandler	i2s_5411x.h, 725
i2s_5411x.h, 723	I2S_FIFO_CFG_ENABLERX
12S7_IRQn	i2s_5411x.h, 725
i2s_5411x.h, 723	I2S_FIFO_CFG_ENABLETX
12S_3411X.11, 723 12S_AUDIO_FORMAT_T, 562	i2s 5411x.h, 725
,,,,,,, .	125_5 11 1XIII, 120

I2S_FIFO_CFG_PACK48	I2S_FIFO_TRIG_TXLVL
i2s_5411x.h, 726	i2s_5411x.h, 728
I2S_FIFO_CFG_POPDBG	I2S_FIFO_TRIG_TXLVLENA
i2s_5411x.h, 726	i2s_5411x.h, 728
I2S_FIFO_CFG_SIZE	I2S_FIFO_TXZ_DISABLE
i2s_5411x.h, 726	i2s_5411x.h, 730
I2S_FIFO_CFG_TXI2SE0	I2S_FIFO_TXZ_ENABLE
i2s 5411x.h, 726	i2s_5411x.h, 730
I2S_FIFO_CFG_WAKERX	I2S MODE T
i2s 5411x.h, 726	i2s 5411x.h, 730
I2S FIFO CFG WAKETX	I2S MSTSLVCFG T
i2s_5411x.h, 726	i2s_5411x.h, 730
I2S_FIFO_CLEAR	12S RX
i2s 5411x.h, 729	<del>_</del>
I2S FIFO CMD T	i2s_5411x.h, 729
	I2S_STAT_BUSY
i2s_5411x.h, 729	i2s_5411x.h, 728
I2S_FIFO_DISABLE	I2S_STAT_LR
i2s_5411x.h, 729	i2s_5411x.h, 728
I2S_FIFO_DMA_DISABLE	I2S_STAT_PAUSED
i2s_5411x.h, 729	i2s_5411x.h, 729
I2S_FIFO_DMA_ENABLE	I2S_STAT_SLVFRMERR
i2s_5411x.h, 729	i2s_5411x.h, 729
I2S_FIFO_ENABLE	I2S_STATISTICS_T, 564
i2s_5411x.h, 729	fifo_err_rx, 564
I2S_FIFO_INT_BITMASK	fifo_err_tx, 564
i2s_5411x.h, 726	i2s_busy, 564
I2S_FIFO_INT_PERINT	i2s_data_paused, 564
i2s_5411x.h, 726	i2s_slvfrmerr, 564
I2S_FIFO_INT_RXERR	interrupts, 564
i2s_5411x.h, 726	lvl_rx, 565
I2S_FIFO_INT_RXLVL	IVI_tx, 565
i2s_5411x.h, 727	12S_TX
I2S_FIFO_INT_TXERR	i2s_5411x.h, 729
i2s_5411x.h, 727	i2s_5411x.c
I2S_FIFO_INT_TXLVL	Chip_I2S_Config, 781
i2s_5411x.h, 727	Chip_I2S_ErrorHandler, 781
I2S_FIFO_STAT_PERINT	Chip_I2S_FIFO_Config, 782
i2s_5411x.h, 727	Chip_I2S_FIFO_Control, 782
I2S_FIFO_STAT_RXERR	Chip_I2S_Init, 782
i2s_5411x.h, <del>727</del>	fifo_ctrl_rx, 782
I2S_FIFO_STAT_RXFULL	fifo_ctrl_tx, 782
i2s_5411x.h, 727	i2s_5411x.h
I2S_FIFO_STAT_RXLVL	Chip_I2S_ClearStatus, 730
i2s_5411x.h, 727	Chip_I2S_ClrFIFOStatus, 730
I2S_FIFO_STAT_RXNOTEMPTY	Chip_I2S_Config, 731
i2s_5411x.h, 727	Chip_I2S_DeInit, 731
I2S FIFO STAT TXEMPTY	Chip I2S ErrorHandler, 731
i2s 5411x.h, 727	Chip I2S FIFO ClearStatus, 731
I2S FIFO STAT TXERR	Chip_I2S_FIFO_CIrInterrupt, 733
i2s 5411x.h, 728	Chip I2S FIFO Config, 733
I2S FIFO STAT TXLVL	Chip I2S FIFO Control, 733
i2s 5411x.h, 728	Chip_I2S_FIFO_GetPendingInts, 733
I2S_FIFO_STAT_TXNOTFULL	Chip_I2S_FIFO_SetInterrupt, 734
i2s 5411x.h, 728	Chip I2S GetFIFORxLevel, 734
<del>-</del>	. — —
I2S_FIFO_TRIG_RXLVL	Chip_I2S_GetFIFOStatus, 734
i2s_5411x.h, 728	Chip_I2S_GetFIFOTrigLevel, 734
I2S_FIFO_TRIG_RXLVLENA	Chip_I2S_GetFIFOTxLevel, 735
i2s_5411x.h, 728	Chip_I2S_GetStatus, 735

Chip_I2S_Init, 735	I2S_FIFO_INT_RXERR, 726
Chip_I2S_Pause, 735	I2S_FIFO_INT_RXLVL, 727
Chip_I2S_Play, 736	I2S_FIFO_INT_TXERR, 727
Chip_I2S_RX_Init, 736	I2S_FIFO_INT_TXLVL, 727
Chip_I2S_Receive, 736	I2S_FIFO_STAT_PERINT, 727
Chip_I2S_Send, 736	I2S_FIFO_STAT_RXERR, 727
Chip_I2S_SetFIFOTrigLevel, 737	I2S_FIFO_STAT_RXFULL, 727
Chip_I2S_Start, 737	I2S_FIFO_STAT_RXLVL, 727
Chip_I2S_Stop, 737	I2S_FIFO_STAT_RXNOTEMPTY, 727
Chip_I2S_TX_Init, 738	I2S_FIFO_STAT_TXEMPTY, 727
DMAREQ_I2S6_RX, 723	I2S_FIFO_STAT_TXERR, 728
DMAREQ_I2S6_TX, 723	I2S_FIFO_STAT_TXLVL, 728
DMAREQ_I2S7_RX, 723	I2S_FIFO_STAT_TXNOTFULL, 728
DMAREQ_I2S7_TX, 723	I2S_FIFO_TRIG_RXLVL, 728
DSP_WS_50, 730	I2S_FIFO_TRIG_RXLVLENA, 728
DSP_WS_LONG, 730	I2S_FIFO_TRIG_TXLVL, 728
DSP_WS_SHORT, 730	I2S_FIFO_TRIG_TXLVLENA, 728
EXT_SCLCK_MASTER, 730	I2S_FIFO_TXZ_DISABLE, 730
I2S6_IRQHandler, 723	I2S_FIFO_TXZ_ENABLE, 730
I2S6_IRQn, 723	I2S_MODE_T, 730
I2S7_IRQHandler, 723	I2S_MSTSLVCFG_T, 730
I2S7_IRQn, 723	I2S_RX, 729
I2S_CFG1_2NDCOUNT, 723	I2S_STAT_BUSY, 728
I2S_CFG1_DATALEN, 723	I2S_STAT_LR, 728
I2S_CFG1_DATAPAUSE, 724	I2S_STAT_PAUSED, 729
I2S_CFG1_LEFTJUST, 724	I2S_STAT_SLVFRMERR, 729
I2S_CFG1_MAINENABLE, 724	I2S TX, 729
I2S CFG1 MODE, 724	LPC_I2S6, 729
I2S_CFG1_MSTSLVCFG, 724	LPC_I2S6_BASE, 729
I2S_CFG1_ONECHANNEL, 724	LPC I2S7, 729
I2S CFG1 PDMDATA, 724	LPC_I2S7_BASE, 729
I2S_CFG1_RIGHTLOW, 724	NORMAL_MASTER, 730
I2S_CFG1_SCK_POL, 724	NORMAL SLAVE, 730
I2S CFG1 WS POL, 725	WS SYNC MASTER, 730
I2S CFG2 FRAMELEN, 725	i2s_busy
I2S CFG2 POSITION, 725	I2S_STATISTICS_T, 564
I2S CLASSIC, 730	i2s_data_paused
I2S_DIR_T, 729	I2S_STATISTICS_T, 564
I2S_FIFO_CFG_DMARX, 725	i2s slvfrmerr
I2S_FIFO_CFG_DMATX, 725	I2S_STATISTICS_T, 564
I2S_FIFO_CFG_EMPTYRX, 725	IABR
I2S_FIFO_CFG_EMPTYTX, 725	NVIC_Type, 626
I2S FIFO CFG ENABLERX, 725	IAP_ADDR_ERROR
I2S FIFO CFG ENABLETX, 725	CHIP: Common Chip ISP/IAP commands and re-
I2S_FIFO_CFG_PACK48, 726	turn codes, 47
I2S FIFO CFG POPDBG, 726	IAP_ADDR_NOT_MAPPED
I2S_FIFO_CFG_SIZE, 726	CHIP: Common Chip ISP/IAP commands and re-
I2S_FIFO_CFG_TXI2SE0, 726	turn codes, 47
I2S_FIFO_CFG_WAKERX, 726	IAP_BLANK_CHECK_SECTOR_CMD
I2S_FIFO_CFG_WAKETX, 726	CHIP: Common Chip ISP/IAP commands and re-
I2S_FIFO_CLEAR, 729	turn codes, 47
I2S_FIFO_CMD_T, 729	IAP_BUSY
I2S_FIFO_DISABLE, 729	CHIP: Common Chip ISP/IAP commands and re-
I2S_FIFO_DMA_DISABLE, 729	turn codes, 47
I2S_FIFO_DMA_ENABLE, 729	IAP_CMD_LOCKED
I2S_FIFO_ENABLE, 729	CHIP: Common Chip ISP/IAP commands and re-
I2S FIFO INT BITMASK, 726	turn codes, 47
I2S_FIFO_INT_PERINT, 726	IAP_CMD_SUCCESS
120_1 11 O_11V1_1 L11IIV1, 120	"" _OIVID_OOOCLOO

	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 47	turn codes, 49
IAP_	_COMPARE_CMD	IAP_READ_BOOT_CODE_CMD
	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 47	turn codes, 49
IAP_	_COMPARE_ERROR	IAP_READ_UID_CMD
	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 47	turn codes, 49
IAP_	_COUNT_ERROR	IAP_REINVOKE_ISP_CMD
	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 48	turn codes, 49 IAP_REPID_CMD
IAP_	_CRP_ENABLED	CHIP: Common Chip ISP/IAP commands and re-
	CHIP: Common Chip ISP/IAP commands and re-	turn codes, 50
IAD	turn codes, 48 _DST_ADDR_ERROR	IAP_SECTOR_NOT_BLANK
IAF_	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 48	turn codes, 50
IAP	_DST_ADDR_NOT_MAPPED	IAP_SECTOR_NOT_PREPARED
	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 48	turn codes, 50
IAP	_EEPROM_READ	IAP_SRC_ADDR_ERROR
_	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and re-
	turn codes, 48	turn codes, 50
IAP_	_EEPROM_WRITE	IAP_SRC_ADDR_NOT_MAPPED
	CHIP: Common Chip ISP/IAP commands and re-	CHIP: Common Chip ISP/IAP commands and return codes, 50
	turn codes, 48	IAP_WRISECTOR_CMD
IAP_	_ENTRY_LOCATION	CHIP: Common Chip ISP/IAP commands and re-
	CHIP: LPC5411X ROM API declarations and func-	turn codes, 50
IAD	tions, 257	IAR EWARM support in LPCOpen, 466
IAP_	_ENTRY_T	ICER
IAP_	_ENTRY_T CHIP: Common Chip ISP/IAP commands and re-	ICER NVIC_Type, 626
	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50	ICER NVIC_Type, 626 ICPR
	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 _ERASE_PAGE_CMD	ICER NVIC_Type, 626 ICPR NVIC_Type, 626
	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR
IAP_	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 _ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and re-	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635
IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR
IAP_	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 _ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 _ERSSECTOR_CMD	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637
IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfiguration
IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and re-	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637
IAP_	ENTRY_T  CHIP: Common Chip ISP/IAP commands and return codes, 50  ERASE_PAGE_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  ERSSECTOR_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_BAUD_RATE  CHIP: Common Chip ISP/IAP commands and return codes, 48	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfiguration _USB_OTHER_SPEED_CONFIGURATION, 663
IAP_	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 _ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 _ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 _INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 _INVALID_CODE	ICER     NVIC_Type, 626 ICPR     NVIC_Type, 626 ICSR     SCB_Type, 635 ICTR     SCnSCB_Type, 637 IConfiguration     _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration     _USB_CONFIGURATION_DESCRIPTOR, 652 ID
IAP_	_ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 _ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 _ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 _INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 _INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 48 _INVALID_CODE CHIP: Common Chip ISP/IAP commands and re-	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfiguration _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration _USB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CH
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591
IAP_ IAP_ IAP_	ENTRY_T  CHIP: Common Chip ISP/IAP commands and return codes, 50  ERASE_PAGE_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  ERSSECTOR_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_BAUD_RATE  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_CODE  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_CODE  CHIP: Common Chip ISP/IAP commands and return codes, 49  INVALID_COMMAND  CHIP: Common Chip ISP/IAP commands and re-	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfiguration _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration _USB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CH LPC_MRT_T, 591 IENF
IAP_ IAP_ IAP_	ENTRY_T  CHIP: Common Chip ISP/IAP commands and return codes, 50  ERASE_PAGE_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  ERSSECTOR_CMD  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_BAUD_RATE  CHIP: Common Chip ISP/IAP commands and return codes, 48  INVALID_CODE  CHIP: Common Chip ISP/IAP commands and return codes, 49  INVALID_COMMAND  CHIP: Common Chip ISP/IAP commands and return codes, 49  INVALID_COMMAND  CHIP: Common Chip ISP/IAP commands and return codes, 49	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591 IENF  LPC_PIN_INT_T, 592
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591 IENF  LPC_PIN_INT_T, 592 IENR
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfigurationUSB_OTHER_SPEED_CONFIGURATION, 663 iConfigurationUSB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CHLPC_MRT_T, 591 IENFLPC_PIN_INT_T, 592 IENRLPC_PIN_INT_T, 592
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfigurationUSB_OTHER_SPEED_CONFIGURATION, 663 iConfigurationUSB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CHLPC_MRT_T, 591 IENFLPC_PIN_INT_T, 592 IENRLPC_PIN_INT_T, 592 IFSEL_T
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfigurationUSB_OTHER_SPEED_CONFIGURATION, 663 iConfigurationUSB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CHLPC_MRT_T, 591 IENFLPC_PIN_INT_T, 592 IENRLPC_PIN_INT_T, 592
IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591 IENF  LPC_PIN_INT_T, 592 IENR  LPC_PIN_INT_T, 592 IFSEL_T  CHIP: LPC5411X Enhanced boot block support,
IAP_ IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 PARAM_ERROR	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591 IENF  LPC_PIN_INT_T, 592 IENR  LPC_PIN_INT_T, 592 IFSEL_T  CHIP: LPC5411X Enhanced boot block support, 149
IAP_ IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 PARAM_ERROR CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49 CHIP: Common Chip ISP/IAP commands and return codes, 49	ICER  NVIC_Type, 626 ICPR  NVIC_Type, 626 ICSR  SCB_Type, 635 ICTR  SCnSCB_Type, 637 IConfiguration  _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration  _USB_CONFIGURATION_DESCRIPTOR, 652 ID  CHIP: LPC5411X DMIC driver, 145 IDLE_CH  LPC_MRT_T, 591 IENF  LPC_PIN_INT_T, 592 IENR  LPC_PIN_INT_T, 592 IFSEL_T  CHIP: LPC5411X Enhanced boot block support, 149 iFunction  _USB_IAD_DESCRIPTOR, 660 iInterface
IAP_ IAP_ IAP_ IAP_	ENTRY_T CHIP: Common Chip ISP/IAP commands and return codes, 50 ERASE_PAGE_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 ERSSECTOR_CMD CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_BAUD_RATE CHIP: Common Chip ISP/IAP commands and return codes, 48 INVALID_CODE CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_COMMAND CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_SECTOR CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 INVALID_STOP_BIT CHIP: Common Chip ISP/IAP commands and return codes, 49 PARAM_ERROR	ICER NVIC_Type, 626 ICPR NVIC_Type, 626 ICSR SCB_Type, 635 ICTR SCnSCB_Type, 637 IConfiguration _USB_OTHER_SPEED_CONFIGURATION, 663 iConfiguration _USB_CONFIGURATION_DESCRIPTOR, 652 ID CHIP: LPC5411X DMIC driver, 145 IDLE_CH LPC_MRT_T, 591 IENF LPC_PIN_INT_T, 592 IENR LPC_PIN_INT_T, 592 IFSEL_T CHIP: LPC5411X Enhanced boot block support, 149 iFunction _USB_IAD_DESCRIPTOR, 660

CHIP: LPC5411X Enhanced boot block support,	LPC_DMA_COMMON_T, 577
148	LPC_SPI_T, 606
IMAGE_DUAL_ENH_SIG	LPC_USART_T, 623
CHIP: LPC5411X Enhanced boot block support,	INTENSET
148	CHIP: LPC5411x I2C driver, 414
IMAGE_ENH_BLOCK_MARKER	LPC_DMA_COMMON_T, 577
CHIP: LPC5411X Enhanced boot block support,	LPC_SPI_T, 606
148	LPC_USART_T, 623
IMAGE_ENH_MARKER_OFF	INTSTAT
CHIP: LPC5411X Enhanced boot block support,	CHIP: LPC5411x I2C driver, 414
148	LPC_DMA_T, 579
IMAGE_SINGLE_ENH_SIG CHIP: LPC5411X Enhanced boot block support,	LPC_SPI_T, 606
148	LPC_USART_T, 623
IMAGE T	INTVAL
CHIP: LPC5411X Enhanced boot block support,	LPC_MRT_CH_T, 590
149	IOCFG
IMCR	CHIP: LPC5411X DMIC driver, 145
ITM Type, 567	IOCON_ANALOG_EN
IMG_ISP_WAIT	CHIP: LPC5411X IOCON register block and driver,
CHIP: LPC5411X Enhanced boot block support,	189
149	IOCON_CLKDIV
IMG JUST BOOT	CHIP: LPC5411X IOCON register block and driver,
CHIP: LPC5411X Enhanced boot block support,	189
149	IOCON_DIGITAL_EN
IMG_NO_CRC	CHIP: LPC5411X IOCON register block and driver,
CHIP: LPC5411X Enhanced boot block support,	189
149	IOCON_FASTI2C_EN
IMG_NO_WAIT	CHIP: LPC5411X IOCON register block and driver,
CHIP: LPC5411X Enhanced boot block support,	189
149	IOCON_FUNCO
IMG_NORMAL	CHIP: LPC5411X IOCON register block and driver,
CHIP: LPC5411X Enhanced boot block support,	189
149	IOCON_FUNC1
iManufacturer	CHIP: LPC5411X IOCON register block and driver,
_USB_DEVICE_DESCRIPTOR, 654	189
INLINE	IOCON_FUNC2
LPC Public Types, 477	CHIP: LPC5411X IOCON register block and driver,
INPUT	189
LPC_SCT_T, 601	IOCON_FUNC3
INSEL	CHIP: LPC5411X IOCON register block and driver,
LPC_ADC_T, 571	189
INT_16	IOCON_FUNC4
LPC Public Types, 478	CHIP: LPC5411X IOCON register block and driver,
INT_32	
LPC Public Types, 478	IOCON_FUNC5 CHIP: LPC5411X IOCON register block and driver,
INT_64	189
LPC Public Types, 478	IOCON_FUNC6
INT_8	CHIP: LPC5411X IOCON register block and driver,
LPC Public Types, 478	190
INTA	IOCON FUNC7
LPC_DMA_COMMON_T, 577	<del>-</del>
INTB	CHIP: LPC5411X IOCON register block and driver, 190
LPC_DMA_COMMON_T, 577 INTEN	IOCON_GPIO_MODE
LPC_ADC_T, 571	CHIP: LPC5411X IOCON register block and driver,
INTENCLR	190
CHIP: LPC5411x I2C driver, 414	IOCON_HYS_EN
OTHE . LE OUT LEA IZO UNIVER, 414	IOOON_IIIO_LN

CHIP: LPC5411X IOCON register block and driver,	IRQ
190	LPC_MBOXIRQ_T, 589
IOCON_I2C_SLEW	IRQ_FLAG
CHIP: LPC5411X IOCON register block and driver,	LPC_MRT_T, 591
190 IOCON INPFILT OFF	IRQCLR
CHIP: LPC5411X IOCON register block and driver,	LPC_MBOXIRQ_T, 589 IRQSET
190	
IOCON_INPFILT_ON	LPC_MBOXIRQ_T, 589 IRR
CHIP: LPC5411X IOCON register block and driver,	ITM_Type, 567
190	ISAR
IOCON INV EN	SCB_Type, 635
CHIP: LPC5411X IOCON register block and driver,	ISEL
190	LPC_PIN_INT_T, 592
IOCON_MODE_INACT	ISER
CHIP: LPC5411X IOCON register block and driver,	NVIC_Type, 626
190	ISPR
IOCON_MODE_PULLDOWN	NVIC_Type, 626
CHIP: LPC5411X IOCON register block and driver,	ISR
191	IPSR_Type, 566
IOCON_MODE_PULLUP	xPSR_Type, 667
CHIP: LPC5411X IOCON register block and driver,	IST
191	LPC_PIN_INT_T, 592
IOCON_MODE_REPEATER	iSerialNumber
CHIP: LPC5411X IOCON register block and driver,	_USB_DEVICE_DESCRIPTOR, 654
191	IT
IOCON_OPENDRAIN_EN	xPSR_Type, 667
CHIP: LPC5411X IOCON register block and driver,	ITATBCTR0
191	TPI_Type, 646
IOCON_S_MODE	ITATBCTR2
CHIP: LPC5411X IOCON register block and driver,	TPI_Type, 646
191	ITCTRL
IOCON_S_MODE_0CLK	TPI_Type, 646
CHIP: LPC5411X IOCON register block and driver,	ITM
191	Core Definitions, 452
IOCON_S_MODE_1CLK	ITM Functions, 467
CHIP: LPC5411X IOCON register block and driver,	ITM_CheckChar, 467
191	ITM_RXBUFFER_EMPTY, 467
IOCON_S_MODE_2CLK	ITM_ReceiveChar, 467
CHIP: LPC5411X IOCON register block and driver, 191	ITM_RxBuffer, 468
IOCON_S_MODE_3CLK	ITM_SendChar, 468 ITM_BASE
CHIP: LPC5411X IOCON register block and driver,	Core Definitions, 452
191	ITM_CheckChar
IOCON STDI2C EN	ITM Functions, 467
CHIP: LPC5411X IOCON register block and driver,	ITM_IMCR_INTEGRATION_Msk
192	Instrumentation Trace Macrocell (ITM), 469
IP	ITM_IMCR_INTEGRATION_Pos
NVIC_Type, 626	Instrumentation Trace Macrocell (ITM), 469
IPSR_Type, 565	ITM_IRR_ATREADYM_Msk
_reserved0, 565	Instrumentation Trace Macrocell (ITM), 470
b, 565, 566	ITM_IRR_ATREADYM_Pos
ISR, 566	Instrumentation Trace Macrocell (ITM), 470
w, 566	ITM_IWR_ATVALIDM_Msk
iProduct	Instrumentation Trace Macrocell (ITM), 470
_USB_DEVICE_DESCRIPTOR, 654	ITM_IWR_ATVALIDM_Pos
IR	Instrumentation Trace Macrocell (ITM), 470
LPC_TIMER_T, 620	ITM_LSR_Access_Msk

Instrumentation Trace Macrocall (ITM) 470	Instrumentation Trace Manageral (ITM) 470
Instrumentation Trace Macrocell (ITM), 470	Instrumentation Trace Macrocell (ITM), 473
ITM_LSR_Access_Pos	ITM_Type, 566
Instrumentation Trace Macrocell (ITM), 470	CID0, 567
ITM_LSR_ByteAcc_Msk	CID1, 567
Instrumentation Trace Macrocell (ITM), 470	CID2, 567
ITM_LSR_ByteAcc_Pos	CID3, 567
Instrumentation Trace Macrocell (ITM), 470	IMCR, 567
ITM_LSR_Present_Msk	IRR, 567
Instrumentation Trace Macrocell (ITM), 470	IWR, 567
ITM_LSR_Present_Pos	LAR, 568
Instrumentation Trace Macrocell (ITM), 471	LSR, 568
ITM_RXBUFFER_EMPTY	PID0, 568
ITM Functions, 467	PID1, 568
ITM_ReceiveChar	PID2, 568
ITM Functions, 467	PID3, 568
ITM_RxBuffer	PID4, 568
ITM Functions, 468	PID5, 568
ITM SendChar	PID6, 568
ITM Functions, 468	PID7, 569
ITM_TCR_BUSY_Msk	
	PORT, 569
Instrumentation Trace Macrocell (ITM), 471	RESERVEDO, 569
ITM_TCR_BUSY_Pos	RESERVED1, 569
Instrumentation Trace Macrocell (ITM), 471	RESERVED2, 569
ITM_TCR_DWTENA_Msk	RESERVED3, 569
Instrumentation Trace Macrocell (ITM), 471	RESERVED4, 569
ITM_TCR_DWTENA_Pos	RESERVED5, 569
Instrumentation Trace Macrocell (ITM), 471	TCR, 569
ITM_TCR_GTSFREQ_Msk	TER, 569
Instrumentation Trace Macrocell (ITM), 471	TPR, 569
ITM_TCR_GTSFREQ_Pos	u16, 570
Instrumentation Trace Macrocell (ITM), 471	u32, 570
ITM_TCR_ITMENA_Msk	u8, 570
Instrumentation Trace Macrocell (ITM), 471	IWR
ITM_TCR_ITMENA_Pos	ITM_Type, 567
Instrumentation Trace Macrocell (ITM), 471	iap_entry
ITM TCR SWOENA Msk	CHIP: LPC5411X ROM API declarations and func-
Instrumentation Trace Macrocell (ITM), 472	tions, 257
ITM_TCR_SWOENA_Pos	idProduct
Instrumentation Trace Macrocell (ITM), 472	USB DEVICE DESCRIPTOR, 654
ITM_TCR_SYNCENA_Msk	idVendor
Instrumentation Trace Macrocell (ITM), 472	_USB_DEVICE_DESCRIPTOR, 654
ITM_TCR_SYNCENA_Pos	ifSel
Instrumentation Trace Macrocell (ITM), 472	PINTABLE_T, 629
ITM_TCR_TSENA_Msk	img_type
Instrumentation Trace Macrocell (ITM), 472	PINTABLE_T, 629
ITM_TCR_TSENA_Pos	InputRate
Instrumentation Trace Macrocell (ITM), 472	PLL CONFIG T, 630
ITM_TCR_TSPrescale_Msk	Instrumentation Trace Macrocell (ITM), 469
Instrumentation Trace Macrocell (ITM), 472	ITM_IMCR_INTEGRATION_Msk, 469
ITM TCR TSPrescale Pos	ITM_IMCR_INTEGRATION_Pos, 469
Instrumentation Trace Macrocell (ITM), 473	ITM_IRR_ATREADYM_Msk, 470
ITM_TCR_TraceBusID_Msk	ITM_IRR_ATREADYM_Pos, 470
Instrumentation Trace Macrocell (ITM), 472	ITM_IWR_ATVALIDM_Msk, 470
ITM_TCR_TraceBusID_Pos	ITM_IWR_ATVALIDM_Pos, 470
Instrumentation Trace Macrocell (ITM), 472	ITM_LSR_Access_Msk, 470
ITM_TPR_PRIVMASK_Msk	ITM_LSR_Access_Pos, 470
Instrumentation Trace Macrocell (ITM), 473	ITM_LSR_ByteAcc_Msk, 470
ITM_TPR_PRIVMASK_Pos	ITM_LSR_ByteAcc_Pos, 470
<u> </u>	— — • · · · · · · · · · · · · · · · · ·

ITM_LSR_Present_Msk, 470	NULL, 475
ITM_LSR_Present_Pos, 471	STATIC, 475
ITM_TCR_BUSY_Msk, 471	LPC Public Types, 477
ITM_TCR_BUSY_Pos, 471	ALIGN, 477
ITM_TCR_DWTENA_Msk, 471	BLOCKING, 480
ITM_TCR_DWTENA_Pos, 471	BOOL_16, 478
ITM_TCR_GTSFREQ_Msk, 471	BOOL_32, 478
ITM TCR GTSFREQ Pos, 471	BOOL_8, 478
ITM TCR ITMENA Msk, 471	
ITM TCR ITMENA Pos, 471	Bool, 479
ITM TCR SWOENA Msk, 472	CHAR, 478
ITM_TCR_SWOENA_Pos, 472	DISABLE, 480
ITM_TCR_SYNCENA_Nsk, 472	ENABLE, 480
	ERROR, 480
ITM_TCR_SYNCENA_Pos, 472	FALSE, 479
ITM_TCR_TSENA_Msk, 472	FlagStatus, 480
ITM_TCR_TSENA_Pos, 472	FunctionalState, 480
ITM_TCR_TSPrescale_Msk, 472	INLINE, 477
ITM_TCR_TSPrescale_Pos, 473	INT 16, 478
ITM_TCR_TraceBusID_Msk, 472	INT_32, 478
ITM_TCR_TraceBusID_Pos, 472	INT_64, 478
ITM_TPR_PRIVMASK_Msk, 473	INT_8, 478
ITM_TPR_PRIVMASK_Pos, 473	
IntDefaultHandler	IntStatus, 479
cr_startup_lpc5411x-m0.c, 806	NONE_BLOCKING, 480
cr_startup_lpc5411x.c, 807	PARAM_FUNCTIONALSTATE, 477
IntStatus	PARAM_SETSTATE, 478
LPC Public Types, 479	PFI, 479
interrupts	PFV, 479
I2S_STATISTICS_T, 564	RESET, 480
UART_STATISTICS_T, 649	SET, 480
itemSz	SUCCESS, 480
RINGBUFF_T, 633	SetState, 479
1111100011_1,000	Status, 480
JTAGIDCODE	TRANSFER_BLOCK_T, 480
LPC SYSCON T, 611	TRUE, 479
	UNS_16, 479
Keil uVision support in LPCOpen, 474	
and the state of t	UNS_32, 479
L	UNS_64, 479
_WB_T, 665	UNS_8, 479
LPC_SCT_T, 601	WEAK, 478
LAR	LPC5411X multi-core use in LPCOpen, 481
ITM_Type, 568	LPC5411X_IRQn_Type
LAST_TIMER	CHIP_5411X: LPC5411X M4 core peripheral inter-
timer_5411x.c, 803	rupt numbers, 430
LIMIT H	LPC5411X_M0_IRQn_Type
<del>_</del>	CHIP_5411X: LPC5411X M0 core peripheral inter-
LPC_SCT_T, 601	rupt numbers, 428
LIMIT_L	LPC5411X ROMVER 0
LPC_SCT_T, 601	CHIP: LPC5411X Power LIBRARY functions, 251
LOAD	LPC5411X_ROMVER_1
SysTick_Type, 643	
LPC Public Macros, 475	CHIP: LPC5411X Power LIBRARY functions, 251
_BIT, 475	LPC5411X_ROMVER_2
_BITMASK, 475	CHIP: LPC5411X Power LIBRARY functions, 251
_SBF, 475	LPC5411x Chip specific drivers, 483
EXTERN, 475	LPC_ADC
MAX, 475	CHIP: LPC5411X Peripheral addresses and regis-
MIN, 475	ter set declarations, 233
NELEMENTS, 475	LPC_ADC_BASE
,	

CHIP: LPC5411X Peripheral addresses and register set declarations, 233 LPC_ADC_T, 570	CFG, 575 CTLSTAT, 575
	RESERVED, 575
CALIBR, 571	XFERCFG, 575
CHAN_THRSEL, 571	LPC_DMA_COMMON_T, 576
CTRL, 571	ABORT, 576
DAT, 571	ACTIVE, 576
FLAGS, 571	BUSY, 577
INSEL, 571	ENABLECLR, 577
INTEN, 571	ENABLESET, 577
RESERVEDO, 571	ERRINT, 577
SEQ_CTRL, 571	INTA, 577
SEQ_GDAT, 572	INTB, 577
SEQA_CTRL, 572	INTENCLR, 577
SEQA_GDAT, 572	INTENSET, 577
SEQB_CTRL, 572	RESERVED0, 577
SEQB_GDAT, 572	RESERVED1, 578
STARTUP, 572	RESERVED10, 578
THR_HIGH, 572	RESERVED2, 578
THR_LOW, 572	RESERVED3, 578
LPC_ASSERT	RESERVED4, 578
lpc_assert.h, 741	RESERVED5, 578
LPC_ASYNC_SYSCON	RESERVED6, 578
CHIP: LPC5411X Peripheral addresses and regis-	RESERVED7, 578
ter set declarations, 233	RESERVED8, 578
LPC_ASYNC_SYSCON_BASE	RESERVED9, 578
CHIP: LPC5411X Peripheral addresses and regis-	SETTRIG, 578
ter set declarations, 233	SETVALID, 578
LPC_ASYNC_SYSCON_T, 572	LPC_DMA_T, 579
ASYNCAPBCLKCTRL, 573	CTRL, 579
ASYNCAPBCLKCTRLCLR, 573	DMACH, 579
ASYNCAPBCLKCTRLSET, 573	DMACOMMON, 579
ASYNCAPBCLKSELA, 573	INTSTAT, 579
ASYNCPRESETCTRLCLR, 573	
ASYNCPRESETCTRLSET, 573	RESERVEDO, 579
AYSNCPRESETCTRL, 573	RESERVED2, 580
RESERVED0, 573	SRAMBASE, 580
RESERVED1, 574	LPC_DMIC
LPC_CRC	CHIP: LPC5411X Peripheral addresses and regis-
CHIP: LPC5411X Peripheral addresses and regis-	ter set declarations, 234
ter set declarations, 233	LPC_DMIC_BASE
LPC_CRC_BASE	CHIP: LPC5411X Peripheral addresses and regis-
CHIP: LPC5411X Peripheral addresses and regis-	ter set declarations, 234
ter set declarations, 233	LPC_DMIC_Channel_Type, 580
LPC_CRC_T, 574	LPC_DMIC_T, 580
MODE, 574	LPC_FLASHMEM_BASE
SEED, 574	CHIP: LPC5411X Peripheral addresses and regis-
SUM, 574	ter set declarations, 234
WRDATA16, 574	LPC_FLEXCOMM0_BASE
WRDATA32, 575	CHIP: LPC5411X Peripheral addresses and regis-
WRDATA8, 575	ter set declarations, 234
LPC_DMA	LPC_FLEXCOMM1_BASE
CHIP: LPC5411X Peripheral addresses and regis-	CHIP: LPC5411X Peripheral addresses and regis-
ter set declarations, 233	ter set declarations, 234
LPC_DMA_BASE	LPC_FLEXCOMM2_BASE
CHIP: LPC5411X Peripheral addresses and regis-	CHIP: LPC5411X Peripheral addresses and regis-
ter set declarations, 233	ter set declarations, 234
LPC_DMA_CHANNEL_T, 575	LPC_FLEXCOMM3_BASE

CHIP: LPC5411X Peripheral addresses and regis-	LPC_I2S7_BASE
ter set declarations, 234	i2s_5411x.h, 729
LPC_FLEXCOMM4_BASE	LPC_I2S_T, 583
CHIP: LPC5411X Peripheral addresses and regis-	CFG1, 584
ter set declarations, 234	CFG2, 584
LPC_FLEXCOMM5_BASE	DIV, 584
CHIP: LPC5411X Peripheral addresses and regis-	FIFOCFG, 584
ter set declarations, 234	FIFOINTENCLR, 584
LPC_FLEXCOMM6_BASE	FIFOINTENSET, 584
CHIP: LPC5411X Peripheral addresses and regis-	FIFOINTSTAT, 585
ter set declarations, 234	FIFORD, 585
LPC_FLEXCOMM7_BASE	FIFORD48HNOPOP, 585
CHIP: LPC5411X Peripheral addresses and regis-	FIFORDNOPOP, 585
ter set declarations, 234	FIFOSTAT, 585
LPC_FLEXCOMM_T	
	FIFOUR 585
CHIP: LPC5411X flexcomm API, 380	FIFOWR, 585
LPC_FMC_BASE	PID, 585
CHIP: LPC5411X Peripheral addresses and regis-	PSELID, 585
ter set declarations, 234	RESERVED0, 586
LPC_GINT	RESERVED00, 586
CHIP: LPC5411X Peripheral addresses and regis-	RESERVED0A, 586
ter set declarations, 235	RESERVED5, 586
LPC_GPIO	STAT, 586
CHIP: LPC5411X Peripheral addresses and regis-	LPC_INMUX
ter set declarations, 235	CHIP: LPC5411X Peripheral addresses and regis-
LPC_GPIO_GROUPINT0_BASE	ter set declarations, 235
CHIP: LPC5411X Peripheral addresses and regis-	LPC_INMUX_BASE
ter set declarations, 235	CHIP: LPC5411X Peripheral addresses and regis-
LPC_GPIO_GROUPINT1_BASE	ter set declarations, 235
CHIP: LPC5411X Peripheral addresses and regis-	LPC_INMUX_T, 586
ter set declarations, 235	DMA_ITRIG_INMUX, 587
LPC_GPIO_PORT_BASE	DMA_OTRIG_INMUX, 587
CHIP: LPC5411X Peripheral addresses and regis-	FREQMEAS_REF, 587
ter set declarations, 235	FREQMEAS_HEIT, 307 FREQMEAS_TARGET, 587
LPC_GPIO_T, 581	<del>-</del>
B, 581	PINTSEL, 587
	RESERVED1, 587
CLR, 581	RESERVED2, 587
DIR, 582	RESERVED3, 587
MASK, 582	LPC_IOCON
MPIN, 582	CHIP: LPC5411X Peripheral addresses and regis-
NOT, 582	ter set declarations, 235
PIN, 582	LPC_IOCON_BASE
SET, 582	CHIP: LPC5411X Peripheral addresses and regis-
W, 582	ter set declarations, 235
LPC_GPIOGROUPINT_T, 582	LPC_IOCON_T, 588
CTRL, 583	PIO, 588
PORT_ENA, 583	LPC_ISPAP_BASE
PORT_POL, 583	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED0, 583	ter set declarations, 235
RESERVED1, 583	LPC_MBOX
LPC_I2C_T	CHIP: LPC5411X Peripheral addresses and regis-
CHIP: LPC5411x I2C driver, 414	ter set declarations, 235
LPC_I2S6	LPC_MBOX_BASE
i2s_5411x.h, 729	CHIP: LPC5411X Peripheral addresses and regis-
LPC_12S6_BASE	ter set declarations, 235
i2s_5411x.h, 729	LPC_MBOX_T, 588
LPC_I2S7	BOX, 588
i2s_5411x.h, 729	MUTEX, 588
163 JTIIA.II. 163	IVIO I LA, JUU

RESERVED1, 588	CHIP: LPC5411X Peripheral addresses and register set declarations, 236
RESERVED2, 589	
LPC_MBOXIRQ_T, 589	LPC_PMU_BASE
IRQ, 589	CHIP: LPC5411X Peripheral addresses and regis-
IRQCLR, 589	ter set declarations, 236
IRQSET, 589	LPC_PMU_T, 593
RESERVED, 589	BODCTRL, 594
LPC_MRT	RESERVEDO, 594
CHIP: LPC5411X Peripheral addresses and regis-	LPC_ROM_API
ter set declarations, 236	CHIP: LPC5411X ROM API declarations and func-
LPC_MRT_BASE	tions, 257
CHIP: LPC5411X Peripheral addresses and regis-	LPC_ROM_API_BASE_LOC
ter set declarations, 236	CHIP: LPC5411X ROM API declarations and func-
LPC_MRT_CH	tions, 257
CHIP: LPC5411X Multi-Rate Timer driver, 215	LPC_ROM_API_T, 594
LPC_MRT_CH0	reserved_adcaltd, 594
CHIP: LPC5411X Multi-Rate Timer driver, 215	reserved_clib, 594
LPC_MRT_CH1	reserved_div, 595
CHIP: LPC5411X Multi-Rate Timer driver, 215	reserved_dmaaltd, 595
LPC_MRT_CH2	reserved_flexcomm, 595
CHIP: LPC5411X Multi-Rate Timer driver, 215	reserved_i2cm, 595
LPC MRT CH3	reserved_i2cmon, 595
CHIP: LPC5411X Multi-Rate Timer driver, 215	reserved_i2cs, 595
LPC_MRT_CH_T, 590	reserved_power, 595
CTRL, 590	reserved_spim, 595
INTVAL, 590	reserved_spis, 595
STAT, 590	reserved_uartalt, 596
TIMER, 590	reserved_usart, 596
LPC_MRT_T, 590	usbdApiBase, 596
CHANNEL, 591	LPC_ROM_BASE
IDLE_CH, 591	CHIP: LPC5411X Peripheral addresses and regis-
IRQ_FLAG, 591	ter set declarations, 236
MODCFG, 591	LPC_RTC
	CHIP: LPC5411X Peripheral addresses and regis-
unused, 591	ter set declarations, 236
LPC_OK	LPC_RTC_BASE
error.h, 706	CHIP: LPC5411X Peripheral addresses and regis-
LPC_PIN_INT_BASE	ter set declarations, 236
CHIP: LPC5411X Peripheral addresses and regis-	LPC_RTC_T, 596
ter set declarations, 236	COUNT, 596
LPC_PIN_INT_T, 591	CTRL, 596
CIENF, 592	MATCH, 597
CIENR, 592	WAKE, 597
FALL, 592	LPC_SCT
IENF, 592	CHIP: LPC5411X Peripheral addresses and regis-
IENR, 592	ter set declarations, 236
ISEL, 592	LPC_SCT_BASE
IST, 592	CHIP: LPC5411X Peripheral addresses and regis-
PMCFG, 592	ter set declarations, 236
PMCTRL, 593	LPC_SCT_T, 597
PMSRC, 593	CAP, 599
RISE, 593	CAPCTRL, 599
SIENF, 593	CLR, 599
SIENR, 593	CONEN, 599
LPC_PININT	CONFIG, 599
CHIP: LPC5411X Peripheral addresses and regis-	CONFLAG, 599
ter set declarations, 236	COUNT_H, 599
LPC_PMU	COUNT_L, 599

COUNT_U, 600	PSELID, 606
CTRL, 600	RESERVED0, 606
CTRL_H, 600	RESERVED1, 606
CTRL L, 600	STAT, 606
CTRL_U, 600	LPC_SPIFI_BASE
DMA0REQUEST, 600	CHIP: LPC5411X Peripheral addresses and regis-
DMA1REQUEST, 600	ter set declarations, 236
EVEN, 600	LPC_SRAMO_BASE
EVENT, 600	CHIP: LPC5411X Peripheral addresses and regis-
EVFLAG, 601	ter set declarations, 237
H, 601	LPC_SRAM1_BASE
HALT_H, 601	CHIP: LPC5411X Peripheral addresses and regis-
HALT_L, 601	ter set declarations, 237
INPUT, 601	LPC_SRAM2_BASE
L, 601	CHIP: LPC5411X Peripheral addresses and regis-
LIMIT_H, 601	ter set declarations, 237
LIMIT_L, 601	LPC_SRAMX_BASE
MATCH, 601	CHIP: LPC5411X Peripheral addresses and regis-
MATCHREL, 601	ter set declarations, 237
MODULECONTENT, 602	LPC_SYSCON
OUT, 602	CHIP: LPC5411X Peripheral addresses and regis-
OUTPUT, 602	ter set declarations, 237
OUTPUTDIRCTRL, 602	LPC_SYSCON_BASE
REGMODE_H, 602	CHIP: LPC5411X Peripheral addresses and regis-
REGMODE_L, 602	ter set declarations, 237
RES, 602	LPC_SYSCON_T, 607
RESERVED1, 602	ADCCLKDIV, 609
RESERVED10, 602	ADCCLKSEL, 609
RESERVED2, 602	AHBCLKCTRL, 609
RESERVED3, 602	AHBCLKCTRLCLR, 609
RESERVED6, 603	AHBCLKCTRLSET, 609
RESERVED9, 603	AHBCLKDIV, 609
SET, 603	AHBMATPRIO, 609
	ASYNCAPBCTRL, 609
START_H, 603	
START_L, 603	AUTOCGOR, 610
STATE, H. 200	CLKOUTDIV, 610
STATE_H, 603	CLKOUTSELA, 610
STATE_L, 603	CPBOOT, 610
STOP_H, 603	CPCTRL, 610
STOP_L, 603	CPSTACK, 610
U, 604	CPSTAT, 610
LPC_SPI_T, 604	DEVICE_ID, 610
CFG, 604	DMICCLKDIV, 610
DIV, 604	DMICCLKSEL, 611
DLY, 605	FLASHCFG, 611
FIFOCFG, 605	FREQMECTRL, 611
FIFOINTENCLR, 605	FRGCLKSEL, 611
FIFOINTENSET, 605	FRGCTRL, 611
FIFORD COS	FROCTRL, 611
FIFORD, 605	FXCOMCLKSEL, 611
FIFORDNOPOP, 605	JTAGIDCODE, 611
FIFOSTAT, 605	MAINCLKSELA, 611
FIFOTRIG, 605	MAINCLKSELB, 612
FIFOWR, 606	MCLKCLKSEL, 612
INTENCLR, 606	MCLKDIV, 612
INTENSET, 606	MCLKIO, 612
INTSTAT, 606	NMISRC, 612
PID, 606	PDRUNCFG, 612
· ·= , •••	

PDRUNCFGCLR, 612	SYSPLLSTAT, 618
PDRUNCFGSET, 612	SYSRSTSTAT, 618
PIOPORCAP, 612	SYSTCKCAL, 618
PIORESCAP, 613	SYSTICKCLKDIV, 618
PRESETCTRL, 613	USBCLKCTRL, 618
PRESETCTRLCLR, 613	USBCLKDIV, 618
PRESETCTRLSET, 613	USBCLKSEL, 618
RESERVED0, 613	USBCLKSTAT, 618
RESERVED1, 613	WDTOSCCTRL, 618
RESERVED10, 613	LPC_TIMER0
RESERVED11, 613	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED12, 613	ter set declarations, 237
RESERVED13, 613	LPC_TIMER0_BASE
RESERVED14, 613	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED15, 614	ter set declarations, 237
RESERVED16, 614	LPC_TIMER1
RESERVED16A, 614	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED17, 614	ter set declarations, 237
RESERVED18, 614	LPC_TIMER1_BASE
RESERVED19, 614	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED2, 614	ter set declarations, 237
RESERVED20, 614	LPC_TIMER2
RESERVED21, 614	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED22, 614	ter set declarations, 237
RESERVED23, 614	LPC_TIMER2_BASE
RESERVED24, 614	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED25, 615	ter set declarations, 237
RESERVED26, 615	LPC_TIMER3
RESERVED27, 615	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED28, 615	ter set declarations, 238
RESERVED29, 615	LPC_TIMER32_1
RESERVED3, 615	stopwatch_5411x.c, 801
RESERVED30, 615	LPC_TIMER3_BASE
RESERVED31, 615	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED32, 615	ter set declarations, 238
RESERVED33, 615	LPC_TIMER4
RESERVED34, 615	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED35, 615	ter set declarations, 238
RESERVED36, 616	LPC_TIMER4_BASE
RESERVED37, 616	CHIP: LPC5411X Peripheral addresses and regis-
RESERVED4, 616	ter set declarations, 238
RESERVED5, 616	LPC_TIMER_T, 619
RESERVED6, 616	CCR, 619
RESERVED7, 616	CR, 619
RESERVED8, 616	CTCR, 619
RESERVED9, 616	EMR, 619
RTCOSCCTRL, 616	IR, 620
SPIFICLKDIV, 616	MCR, 620
SPIFICLKSEL, 616	MR, 620
STARTERP, 617	PC, 620
STARTERPCLR, 617	PR, 620
STARTERPSET, 617	PWMC, 620
SYSMEMREMAP, 617	RESERVED0, 620
SYSPLLCLKSEL, 617	TC, 620
SYSPLLCTRL, 617	TCR, 620
SYSPLLNDEC, 617	LPC_USART_T, 621
SYSPLLPDEC, 617	ADDR, 621
SYSPLLSSCTRL, 617	BRG, 621

CFG, 621	SPI_CFGSETUP_T, 638
CTL, 622	lvl_rx
FIFOCFG, 622	I2S_STATISTICS_T, 565
FIFOINTENCLR, 622	UART_STATISTICS_T, 649
FIFOINTENSET, 622	lvl_tx
FIFOINTSTAT, 622	I2S_STATISTICS_T, 565
FIFORD, 622	UART_STATISTICS_T, 649
FIFORDNOPOP, 622	
FIFOSTAT, 622	MAILBOX_AVAIL
FIFOTRIG, 622	CHIP: LPC5411X Mailbox M4/M0+ driver, 205
FIFOWR, 623	MAILBOX_CM0PLUS
INTENCLR, 623	CHIP: LPC5411X Mailbox M4/M0+ driver, 205
INTENSET, 623	MAILBOX_CM4
INTSTAT, 623	CHIP: LPC5411X Mailbox M4/M0+ driver, 205
OSR, 623	MAILBOX_IRQn
PID, 623	CHIP_5411X: LPC5411X M0 core peripheral inter-
PSELID, 623	rupt numbers, 429
STAT, 623	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC_USB	rupt numbers, 431
CHIP: LPC5411X Peripheral addresses and regis-	MAINCLKSELA
ter set declarations, 238	LPC_SYSCON_T, 611
LPC_USB_BASE	MAINCLKSELB
CHIP: LPC5411X Peripheral addresses and regis-	LPC_SYSCON_T, 612
ter set declarations, 238	MASK
LPC_UTICK	LPC_GPIO_T, 582
CHIP: LPC5411X Peripheral addresses and regis-	MASK0
ter set declarations, 238	DWT_Type, 558
LPC_UTICK_BASE	MASK1
CHIP: LPC5411X Peripheral addresses and regis-	DWT_Type, 558
ter set declarations, 238	MASK2
LPC_UTICK_T, 624	DWT_Type, 558
CTRL, 624	MASK3
STATUS, 624	DWT_Type, 559
LPC_WWDT	MATCH
CHIP: LPC5411X Peripheral addresses and regis-	LPC_RTC_T, 597
ter set declarations, 238	LPC_SCT_T, 601
LPC_WWDT_BASE	MATCHREL
CHIP: LPC5411X Peripheral addresses and regis-	LPC_SCT_T, 601
ter set declarations, 238	MAX
LPC WWDT T, 624	LPC Public Macros, 475
FEED, 625	MAX_DMA_CHANNEL
MOD, 625	CHIP: LPC5411X DMA Engine driver (legacy), 127
RESERVEDO, 625	MBOX_IDX_T
TC, 625	CHIP: LPC5411X Mailbox M4/M0+ driver, 205
TV, 625	MCLKCLKSEL
WARNINT, 625	LPC_SYSCON_T, 612
WINDOW, 625	MCLKDIV
LPCOpen download and installation information, 484	LPC_SYSCON_T, 612
·	MCLKIO
LPCOpen versioning and release history, 485 LSR	LPC_SYSCON_T, 612
	MCR
ITM_Type, 568	LPC_TIMER_T, 620
LSUCNT	MIN
DWT_Type, 558	LPC Public Macros, 475
LeftJust	MINSPERHOUR
I2S_AUDIO_FORMAT_T, 563 lpc_assert.h	rtc_ut.c, 797 MMFAR
LPC_ASSERT, 741	SCB_Type, 636
IsbFirst	MMFR
IOUI IIOL	IVIIVII I L

SCB_Type, 636	CHIP: LPC5411X Multi-Rate Timer driver, 216
MOD	MRT_STAT_RUNNING
LPC_WWDT_T, 625	CHIP: LPC5411X Multi-Rate Timer driver, 216
MODCFG	MRTn_INTFLAG
LPC_MRT_T, 591	CHIP: LPC5411X Multi-Rate Timer driver, 217
MODE	MSCfg
LPC_CRC_T, 574	I2S_AUDIO_FORMAT_T, 563
MODE_CFG_CCITT	MSTCTL
CHIP: LPC5411X Cyclic Redundancy Check En-	CHIP: LPC5411x I2C driver, 414
· · · · · · · · · · · · · · · · · · ·	MSTDAT
gine driver, 99	
MODE_CFG_CRC16	CHIP: LPC5411x I2C driver, 414
CHIP: LPC5411X Cyclic Redundancy Check En-	MSTTIME
gine driver, 99	CHIP: LPC5411x I2C driver, 415
MODE_CFG_CRC32	MUTEX
CHIP: LPC5411X Cyclic Redundancy Check En-	LPC_MBOX_T, 588
gine driver, 99	MVALMAX
MODULECONTENT	pll_5411x.c, 786
LPC_SCT_T, 602	marker
MONETHSPERYEAR	PINTABLE_T, 629
rtc_ut.c, 797	master
MONRXDAT	SPI_CFGSETUP_T, 638
CHIP: LPC5411x I2C driver, 414	mclk_in_rate
MPIN	clock 5411x.c, 777
	MemManage Handler
LPC_GPIO_T, 582	cr_startup_lpc5411x.c, 807
MR	MemoryManagement_IRQn
LPC_TIMER_T, 620	CHIP_5411X: LPC5411X M4 core peripheral inter-
MRT0_INTFLAG	rupt numbers, 430
CHIP: LPC5411X Multi-Rate Timer driver, 216	mfDither
MRT1_INTFLAG	
CHIP: LPC5411X Multi-Rate Timer driver, 216	PLL_CONFIG_T, 630
MRT2_INTFLAG	Mode
CHIP: LPC5411X Multi-Rate Timer driver, 216	I2S_AUDIO_FORMAT_T, 563
MRT3_INTFLAG	mode
CHIP: LPC5411X Multi-Rate Timer driver, 216	SPI_CFGSETUP_T, 638
MRT_CHANNELS_NUM	modefunc
CHIP: LPC5411X Multi-Rate Timer driver, 216	PINMUX_GRP_T, 628
MRT CTRL INTEN MASK	mul
CHIP: LPC5411X Multi-Rate Timer driver, 216	UART_BAUD_T, 648
MRT_CTRL_MODE_MASK	
	N
CHIP: LPC5411X Multi-Rate Timer driver, 216	APSR_Type, 550
MRT_INTVAL_IVALUE	xPSR_Type, 668
CHIP: LPC5411X Multi-Rate Timer driver, 216	NELEMENTS
MRT_INTVAL_LOAD	LPC Public Macros, 475
CHIP: LPC5411X Multi-Rate Timer driver, 216	NMI_Handler
MRT_IRQn	cr_startup_lpc5411x-m0.c, 806
CHIP_5411X: LPC5411X M0 core peripheral inter-	cr_startup_lpc5411x.c, 807
rupt numbers, 428	NMISRC
CHIP_5411X: LPC5411X M4 core peripheral inter-	LPC_SYSCON_T, 612
rupt numbers, 430	NONE_BLOCKING
MRT_MODE_ONESHOT	LPC Public Types, 480
CHIP: LPC5411X Multi-Rate Timer driver, 217	NORMAL MASTER
MRT_MODE_REPEAT	i2s_5411x.h, 730
CHIP: LPC5411X Multi-Rate Timer driver, 217	NORMAL_SLAVE
MRT_MODE_T	i2s_5411x.h, 730
CHIP: LPC5411X Multi-Rate Timer driver, 217	NOT
MRT_NO_IDLE_CHANNEL	LPC_GPIO_T, 582
CHIP: LPC5411X Multi-Rate Timer driver, 216	nPRIV
MRT_STAT_INTFLAG	CONTROL_Type, 552

NULL	ICPR, 626
LPC Public Macros, 475	IP, 626
NVALMAX	ISER, 626
pll_5411x.c, 786	ISPR, 626
NVIC	RESERVEDO, 627
Core Definitions, 452	RESERVED2, 627
NVIC Functions, 486	RESERVED3, 627
_BIT_SHIFT, 486	RESERVED4, 627
_Br_IDX, 486	RESERVED5, 627
_H_IDX, 400 _SHP_IDX, 487	RSERVED1, 627
	STIR, 627
NVIC_ClearPendingIRQ, 487	NXP LPCXpresso LPC54114 LQFP board, 491
NVIC_DecodePriority, 487	Nested Vectored Interrupt Controller (NVIC), 492
NVIC_DisableIRQ, 487	•
NVIC_EnableIRQ, 487	NVIC_STIR_INTID_Msk, 492
NVIC_EncodePriority, 488	NVIC_STIR_INTID_Pos, 492
NVIC_GetActive, 488	next
NVIC_GetPendingIRQ, 488	DMA_CHDESC_T, 554
NVIC_GetPriority, 488	NonMaskableInt_IRQn
NVIC_GetPriorityGrouping, 489	CHIP_5411X: LPC5411X M0 core peripheral inter-
NVIC_SetPendingIRQ, 489	rupt numbers, 428
NVIC_SetPriority, 489	CHIP_5411X: LPC5411X M4 core peripheral inter-
NVIC_SetPriorityGrouping, 489	rupt numbers, 430
NVIC_SystemReset, 490	
NVIC_BASE	OP_MODE_T
Core Definitions, 452	CHIP: LPC5411X DMIC driver, 137
NVIC_ClearPendingIRQ	OSR
NVIC Functions, 487	CHIP: LPC5411X DMIC driver, 145
NVIC_DecodePriority	LPC_USART_T, 623
NVIC Functions, 487	OUT
NVIC_DisableIRQ	LPC_SCT_T, 602
NVIC Functions, 487	OUTPUT
	LPC_SCT_T, 602
NVIC_EnableIRQ	OUTPUTDIRCTRL
NVIC Functions, 487	LPC_SCT_T, 602
NVIC_EncodePriority	offsetof
NVIC Functions, 488	error.h, 705
NVIC_GetActive	option
NVIC Functions, 488	SPIM_XFER_T, 640
NVIC_GetPendingIRQ	osr
NVIC Functions, 488	CHIP: LPC5411X DMIC driver, 146
NVIC_GetPriority	ovr
NVIC Functions, 488	UART BAUD T, 648
NVIC_GetPriorityGrouping	
NVIC Functions, 489	PARAM_FUNCTIONALSTATE
NVIC_STIR_INTID_Msk	LPC Public Types, 477
Nested Vectored Interrupt Controller (NVIC), 492	PARAM_SETSTATE
NVIC STIR INTID Pos	LPC Public Types, 478
Nested Vectored Interrupt Controller (NVIC), 492	PC
NVIC SetPendingIRQ	LPC_TIMER_T, 620
NVIC Functions, 489	PCSR
NVIC_SetPriority	DWT_Type, 559
NVIC Functions, 489	
NVIC_SetPriorityGrouping	PDM_DIV_T CHIP: LPC5411X DMIC driver, 138
NVIC Functions, 489	
	PDMData
NVIC_SystemReset	I2S_AUDIO_FORMAT_T, 563
NVIC Type 685	PDRUNCFG
NVIC_Type, 625	LPC_SYSCON_T, 612
IABR, 626	PDRUNCFGCLR
ICER, 626	LPC_SYSCON_T, 612

PDRUNCFGSET	PIN_INT5_IRQn
LPC_SYSCON_T, 612	CHIP_5411X: LPC5411X M4 core peripheral inter-
PENDING_SPIFI_LITE	rupt numbers, 431
error.h, 708	PIN_INT6_IRQn
PFI	CHIP_5411X: LPC5411X M4 core peripheral inter-
LPC Public Types, 479	rupt numbers, 431
PFR	PIN_INT7_IRQn
SCB_Type, 636	CHIP_5411X: LPC5411X M4 core peripheral inter-
PFV	rupt numbers, 431
LPC Public Types, 479	PININT_ISEL_PMODE_MASK
PHY_CTRL	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP: LPC5411X DMIC driver, 146	driver, 240
PID	PININT_PATTERNCONST0
CHIP: LPC5411x I2C driver, 415	CHIP: LPC5411X Pin Interrupt and Pattern Match
LPC_I2S_T, 585	driver, 242
LPC_SPI_T, 606	PININT_PATTERNCONST1
LPC_USART_T, 623	CHIP: LPC5411X Pin Interrupt and Pattern Match
PID0	driver, 242
ITM_Type, 568	PININT_PATTERNEVENT
PID1	CHIP: LPC5411X Pin Interrupt and Pattern Match
ITM_Type, 568	driver, 242
PID2	PININT_PATTERNFALLING
ITM_Type, 568	CHIP: LPC5411X Pin Interrupt and Pattern Match
PID3	driver, 242
ITM_Type, 568	PININT_PATTERNHIGH
PID4	CHIP: LPC5411X Pin Interrupt and Pattern Match
ITM_Type, 568	driver, 242
PID5	PININT_PATTERNLOW
ITM_Type, 568	CHIP: LPC5411X Pin Interrupt and Pattern Match
PID6	driver, 242
ITM_Type, 568	PININT_PATTERNRISING
PID7	CHIP: LPC5411X Pin Interrupt and Pattern Match
ITM_Type, 569	driver, 242
PIN	PININT_PATTERNRISINGORFALLING
LPC_GPIO_T, 582	CHIP: LPC5411X Pin Interrupt and Pattern Match
PIN_INT0_IRQn	driver, 242
CHIP_5411X: LPC5411X M0 core peripheral inter-	PININT_PMCTRL_MASK
rupt numbers, 428	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP_5411X: LPC5411X M4 core peripheral inter-	driver, 240
rupt numbers, 430	PININT_PMCTRL_PMATCH_SEL
PIN_INT1_IRQn	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP_5411X: LPC5411X M0 core peripheral inter-	driver, 241
rupt numbers, 428	PININT_PMCTRL_RXEV_ENA
CHIP_5411X: LPC5411X M4 core peripheral inter-	CHIP: LPC5411X Pin Interrupt and Pattern Match
rupt numbers, 430	driver, 241
PIN_INT2_IRQn	PININT_SRC_BITCFG_MASK
CHIP_5411X: LPC5411X M0 core peripheral inter-	CHIP: LPC5411X Pin Interrupt and Pattern Match
rupt numbers, 428	driver, 241
CHIP_5411X: LPC5411X M4 core peripheral inter-	PININT_SRC_BITCFG_START
rupt numbers, 430	CHIP: LPC5411X Pin Interrupt and Pattern Match
PIN_INT3_IRQn	driver, 241
CHIP_5411X: LPC5411X M0 core peripheral inter-	PININT_SRC_BITSOURCE_MASK
rupt numbers, 428	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP_5411X: LPC5411X M4 core peripheral inter-	driver, 241
rupt numbers, 430	PININT_SRC_BITSOURCE_START
PIN_INT4_IRQn	CHIP: LPC5411X Pin Interrupt and Pattern Match
CHIP_5411X: LPC5411X M4 core peripheral inter-	driver, 241
rupt numbers, 431	PININTBITSLICE0

CHIP: LPC5411X Pin Interrupt and Pattern Match driver, 242	CHIP: LPC5411X Pin Interrupt and Pattern Match driver, 243
PININTBITSLICE1	PININTSELECT3
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 243
PININTBITSLICE2	PININTSELECT4
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 243
PININTBITSLICE3	PININTSELECT5
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 243
PININTBITSLICE4	PININTSELECT6
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 243
PININTBITSLICE5	PININTSELECT7
CHIP: LPC5411X Pin Interrupt and Pattern Match	CHIP: LPC5411X Pin Interrupt and Pattern Match
driver, 242	driver, 243 PINMUX_GRP_T, 627
PININTBITSLICE6	modefunc, 628
CHIP: LPC5411X Pin Interrupt and Pattern Match	pin, 628
driver, 242	port, 628
PININTBITSLICE7	PINTABLE_T, 628
CHIP: LPC5411X Pin Interrupt and Pattern Match	crc32_len, 628
driver, 242	crc32_val, 628
PININTCH	hostIrqPortPin, 629
CHIP: LPC5411X Pin Interrupt and Pattern Match	hostMisoPortPin, 629
driver, 241	hostMosiPortPin, 629
PININTCHO	hostSckPortPin, 629
CHIP: LPC5411X Pin Interrupt and Pattern Match	hostSselPortPin, 629
driver, 241 PININTCH1	ifSel, 629
	img_type, 629
CHIP: LPC5411X Pin Interrupt and Pattern Match driver, 241	marker, 629
PININTCH2	version, 629
CHIP: LPC5411X Pin Interrupt and Pattern Match	xorVal, 629
driver, 241	PINTSEL
PININTCH3	LPC_INMUX_T, 587
CHIP: LPC5411X Pin Interrupt and Pattern Match	PIO
driver, 241	LPC_IOCON_T, 588 PIOPORCAP
PININTCH4	LPC_SYSCON_T, 612
CHIP: LPC5411X Pin Interrupt and Pattern Match	PIORESCAP
driver, 241	LPC_SYSCON_T, 613
PININTCH5	PLL0_SSCG_DITHER_VALUE
CHIP: LPC5411X Pin Interrupt and Pattern Match	pll_5411x.c, 786
driver, 242	PLL0_SSCG_MC_COMP_VALUE
PININTCH6	pll_5411x.c, 786
CHIP: LPC5411X Pin Interrupt and Pattern Match	PLL0_SSCG_MF_FREQ_VALUE
driver, 242	pll_5411x.c, 786
PININTCH7	PLL0_SSCG_MR_DEPTH_VALUE
CHIP: LPC5411X Pin Interrupt and Pattern Match	pll_5411x.c, 786
driver, 242	PLL_CONFIG_T, 630
PININTSELECTO	desiredRate, 630
CHIP: LPC5411X Pin Interrupt and Pattern Match	flags, 630
driver, 243	InputRate, 630
PININTSELECT1  CHIP: LPC5411V Pin Interrupt and Pattern Match	mfDither, 630
CHIP: LPC5411X Pin Interrupt and Pattern Match driver, 243	ss_mc, 630
PININTSELECT2	ss_mf, 630 ss_mr, 631
	33_iiii, <b>30</b> i

PLL CONFIGELAG FORCENOFRACT CHIP: LPC5411X PLL Driver, 226 PLL CONFIGELAG, USEINRATE CHIP: LPC5411X PLL Driver, 226 PLL CTRL. BANDSEL SSCGREG.N. pll. 5411x.c, 786 PLL CTRL. BANDSEL SSCGREG.N. pll. 5411x.c, 787 PLL CTRL. BYPASS pll. 5411x.c, 787 PLL CTRL. BYPASS FBDIV2 pll. 5411x.c, 787 PLL CTRL. BYPASS FBDIV2 pll. 5411x.c, 787 PLL CTRL. BYPASS FBDIV2 pll. 5411x.c, 787 PLL CTRL. BYPASS PBDIV2 pll. 5411x.c, 787 PLL CTRL. BYPASS PBDIV2 pll. 5411x.c, 787 PLL CTRL. BYPASS PBDIV2 pll. 5411x.c, 787 PLL CTRL DIRECTI pll. 5411x.c, 787 PLL CTRL DIRECTI pll. 5411x.c, 787 PLL CTRL DIRECTO pll. 5411x.c, 787 PLL ERROR, INPUT TOO, LIGH CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTPUT_TOO, LIGH CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTPUT_TOO, LIGH CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTPUT_TOO, LIGH CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMIT CHIP: LPC5411X PLL Driver, 227 PLL ERROR, OUTSIDE INTIMI		
PLL_CONFIGFLAG_USEINRATE CHIP: LPC5411X PLL Driver, 226 PLL_CTRL_BANDSEL_SSCGREG_N_P pll_5411x.c, 786 PLL_TRL_BANDSEL_SSCGREG_N_P pll_5411x.c, 787 PLL_CTRL_BYPASS pll_SHIX.c, 787 PLL_CTRL_BYPASS_FEDIV2 pll_5411x.c, 787 PLL_CTRL_BYPASS_FEDIV2 pll_5411x.c, 787 PLL_CTRL_BYPASS_FEDIV2 pll_5411x.c, 787 PLL_CTRL_BYPASS_PEDIV2 pll_5411x.c, 787 PLL_CTRL_BYPASS_PEDIV2 pll_5411x.c, 787 PLL_CTRL_DIPC5TI pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTO pll_5411x.c, 787 PLL_CTRL_DIRECTO pll_5411x.c, 787 PLL_CTRL_DIRECTO pll_5411x.c, 787 PLL_CTRL_DIPLEMOFF pll_5411x.c, 787 PLL_CTRL_DIPLEMOFF pll_5411x.c, 787 PLL_CTRL_DIPLEMOFF pll_5411x.c, 787 PLL_ERROR_INPUT_TOO_LOW CHP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_HIGH CHIP: LPC5411X PLL Dr	PLL_CONFIGFLAG_FORCENOFRACT	PLL_NDEC_VAL_M
CHIP: LPC5411X PLL Driver, 226	CHIP: LPC5411X PLL Driver, 226	pll_5411x.c, 788
PLL_CTRL_BANDSEL_SSCGREG_N	PLL_CONFIGFLAG_USEINRATE	PLL_NDEC_VAL_P
pil 5411xc, 786	CHIP: LPC5411X PLL Driver, 226	pll_5411x.c, 788
DIL 5411xc, 786	PLL CTRL BANDSEL SSCGREG N	PLL NDEC VAL SET
PLL_CTRL_BANDSEL_SSCGREG_N_P pll_5411x.c, 787 PLL_CTRL_BYPASS pll_5411x.c, 787 PLL_CTRL_BYPASS_FBDIV2 pl_5411x.c, 787 PLL_CTRL_BYPASS_FBDIV2 P pll_5411x.c, 787 PLL_CTRL_BYPASS_PBDIV2 P pll_5411x.c, 787 PLL_CTRL_BYPASS_PBDIV2 P pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTI pll_5411x.c, 787 PLL_CTRL_DIRECTO pll_5411x.c, 787 PLL_CTRL_DIRECTO pll_5411x.c, 787 PLL_CTRL_UPLIMOFF pll_5411x.c, 787 PLL_CTRL_UPLIMOFF pll_5411x.c, 787 PLL_CTRL_UPLIMOFF pll_5411x.c, 787 PLL_ERROR_INPUT_TOO_LOW CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_LOW CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTSIDE_INTLIMIT pll_5411x.c, 788 PLL_MX_IN_SMMODE pll_5411x.c, 788 PLL_MX_IN_SMMODE pll_5411x.c, 788 PLL_MX_IN_SMMODE pll_5411x.c, 788 PLL_MX_IN_SMMODE pll_5411x.c, 788 PLL_MIN_IN_SMMODE pll_5411x.c, 788 PLL_MIN_IN_SMMODE pll_5411x.c, 788 PLL_MIN_IN_SMMODE pll_5411x.c, 788 PLL_MOEC_NREO pll_5411x.c, 788 PLL_NDEC_NREO pll_5411x.c, 788 PLL_SCGG_IMD_FRACT_SET pll_5411x.c, 790 Pll_S5411x.c, 790 Pll_		
PIL 5411xc, 787	• —	• —
PLL_CTRL_BYPASS   PLL_PDEC_PREQ_P   PII_5411x.c, 788     PLL_CTRL_BYPASS_FBDIV2   PII_5411x.c, 789     PLL_CTRL_BYPASS_FBDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_FBDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_FBDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_PDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_PDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_PDIV2_P   PII_5411x.c, 789     PLL_CTRL_BYPASS_PDIV2_P   PII_5411x.c, 789     PLL_CTRL_DIRECTI   PII_5411x.c, 787     PLL_CTRL_DIRECTI   PII_5411x.c, 787     PLL_CTRL_DIRECTO_P   PII_5411x.c, 787     PLL_CTRL_DIRECTO_P   PII_5411x.c, 787     PLL_CTRL_DIRECTO_P   PII_5411x.c, 787     PLL_CTRL_UPLIMOFF   PII_5411x.c, 787     PLL_ERROR_INPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_SUCCESS   CHIP: LPC5411X PLL Driver, 227     PLL_SCGO_MBEQ_P   PII_5411x.c, 789     PLL_SCGO_MEQ_P   PII_5411x.c, 789     PLL_SCGO_MEQ_P   PII_5411x.c, 789     PLL_SCGO_MEQ_P   PII_5411x.c, 789     PLL_SCGO_MEQ_P   PII_5411x.c, 780		
PIL_5411x.c, 788   PIL_PDEC_VAL_M   PIL_5411x.c, 789   PIL_CTRL_BYPASS_FBDIV2   PIL_5411x.c, 789   PIL_PDEC_VAL_P   PIL_5411x.c, 789   PIL_PDEC_VAL_P   PIL_5411x.c, 789   PIL_PDEC_VAL_P   PIL_5411x.c, 789   PIL_PDEC_VAL_P   PIL_5411x.c, 789   PIL_PDEC_VAL_SET   PIL_5411x.c, 787   PIL_CTRL_DIRECTI   PIL_5411x.c, 787   PIL_STUP_TIR_631   PIRABLE, 631   PIRABLE, 632   PIL_TER_C, 632   PIL_STUPELG, 632   PIL_		• —
PLL_CTRL_BYPASS_FBDIV2   PLL_PDEC_VAL_M   pll_5411x.c, 787   PLL_CTRL_BYPASS_PBDIV2_P   pll_5411x.c, 787   PLL_CTRL_BYPASS_P   PLL_PDEC_VAL_P   pll_5411x.c, 788   PLL_CTRL_DIRECTI   Pll_5411x.c, 787   pll_5411x.c, 789		
PIL_S411x.c, 787	• —	• —
PLL_CTRL_BYPASS_P   PLL_STENDER   PLL_STENDER   PLL_CTRL_BYPASS_P   PLL_CTRL_DIRECTI   PLL_STILL_T, 631   flags, 631   pll_5411x.c, 787   pll_5411x.c, 789   PLL_CTRL_DIRECTI   Pll_5411x.c, 787   pll_5411x.c, 789   pll_54		<u> </u>
PIL_5411xc, 789		• —
PLL_CTRL_BYPASS P   PLL_CTRL_DIRECT    pll_5411x.c, 789   PLL_CTRL_DIRECT    pll_5411x.c, 787   PLL_CTRL_DIRECT    pll_5411x.c, 787   PLL_CTRL_DIRECT    pll_5411x.c, 787   PLL_CTRL_DIRECT    pll_5411x.c, 787   PLL_CTRL_DIRECTO   SYSPLLCTRL, 631   SYSPLLCTRL, 631   SYSPLLDRC, 632   SYSPLLPDEC, 632   SYSPLPDEC, 632   SYSPLLPDEC, 632   SYSPLLPDEC, 632   SYSPLLPDEC, 632		
PIL_5411x.c, 787	• —	• —
PLL_CTRL_DIRECTI pll_S411x.c, 787 PLL_CTRL_DIRECTLP pll_S411x.c, 787 PLL_CTRL_DIRECTO pll_S411x.c, 787 PLL_CTRL_DIRECTO Pll_S411x.c, 787 PLL_CTRL_DIRECTO SYSPLLNDEC, 632 SYSPLLSCTRL, 631 SYSPLLSCTRL, 632 PLL_CTRL_DIRECTO SYSPLLSCTRL, 632 PLL_CTRL_DIRECTO PSYSPLLSCTRL, 632 PLL_CTRL_UPLIMOFF pll_S411x.c, 787 PLL_CTRL_UPLIMOFF PLL_SETUPFLAG_ADGVOLT CHIP: LPC5411X PLL Driver, 226 PLL_SETUPFLAG_POWERUP CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_INPUT_TOO_HIGH CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_HIGH CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_LOW CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_LOW CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTPUT_TOO_LOW CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_OUTSIDE_INTLIMIT CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_SUCGESS CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_SUCGESS CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_T CHIP: LPC5411X PLL Driver, 227 PLL_ERROR_T CHIP: LPC5411X PLL Driver, 227 PLL_SCGO_MBEQ PLL_SCGO_MBEQ PLL_SCGO_SEL_EXT_SSCG_N P PLL_SSCGO_SEL_EXT_SSCG_N P PLL_SSCGO_SEL_EXT_SSCG_N P PLL_SSCGO_SEL_EXT_SSCG_N P PLL_SSCGO_SEL_EXT_SSCG_N P PLL_SSCGO_SEL_EXT_SSCG_N P PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_M PLL_SSCGI_MC_P PLL_SSCGI_MC_P PLL_SSCGI_MC_P PLL_SSCGI_MC_P PLL_SSCGI_MC_P PLL_SSCGI_MC_P PLL_SSCGI_MD_FRACT_M PLL_SSCGI_MD_FRACT_P PLL_SSCGI_MD_FRACT_SET PLL_NDEC_NREO_P PLL_SSCGI_MD_FRACT_SET		
p   5411x.c, 787	• —	• —
PLL_CTRL_DIRECTI_P   p  .5411x.c, 787   SYSPLLCTRL, 631     PLL_CTRL_DIRECTO	PLL_CTRL_DIRECTI	PLL_SETUP_T, 631
PIL_CTRL_DIRECTO	pll_5411x.c, 787	flags, 631
PLL_CTRL_DIRECTO	PLL_CTRL_DIRECTI_P	pllRate, 631
PLL_CTRL_DIRECTO   SYSPLLNDEC, 632   SYSPLLPDEC, 632   SYSPLLPDEC, 632   SYSPLLPDEC, 632   SYSPLLPDEC, 632   SYSPLLSETTR, 632   PLL_SETUPFLAG_ADGVOLT   CHIP: LPC5411X PLL Driver, 226   PLL_SETUPFLAG_ADGVOLT   CHIP: LPC5411X PLL Driver, 226   PLL_SETUPFLAG_ADGVOLT   CHIP: LPC5411X PLL Driver, 226   PLL_SETUPFLAG_POWERUP   CHIP: LPC5411X PLL Driver, 226   PLL_SETUPFLAG_WAITLOCK   CHIP: LPC5411X PLL Driver, 227   PLL_ERROR_INPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227   PLL_ERROR_OUTPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 227   PLL_ERROR_OUTPUT_TOO_LOW   CHIP: LPC5411X PLL Driver, 227   PLL_ERROR_OUTPUT_TOO_LOW   CHIP: LPC5411X PLL Driver, 227   PLL_SCGO_MDEC_VAL_P   PLL_SCGO_MDEC_VAL_SET   PLL_SCGO_MREQ_P   PLL_SCGO_MREQ_P   PLL_SCGO_MREQ_P   PLL_SCGO_MREQ_P   PLL_SCGO_MREQ_P   PLL_SCGO_MREQ_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_SEL_EXT_SCG_N_P   PLL_SCGO_DITHER_P   PLL_SCGO_DITHER_P   PLL_SCGO_DITHER_P   PLL_SCGO_DITHER_P   PLL_SCGO_MC_P   PLL_SCGO_MC	pll 5411x.c, 787	SYSPLLCTRL, 631
DIL 5411x.c, 787	• —	SYSPLLNDEC, 632
PLL_CTRL_DIRECTO_P		•
PIL_SETUPFLAG_ADGVOLT	• —	
PLL_CTRL_UPLIMOFF		
PIL_SETUPFLAG_POWERUP   CHIP: LPC5411X PLL Driver, 226     pIL_SETUPFLAG_WAITLOCK   CHIP: LPC5411X PLL Driver, 226     pL_SETUPFLAG_WAITLOCK   CHIP: LPC5411X PLL Driver, 226     PLL_ERROR_INPUT_TOO_HIGH   CHIP: LPC5411X PLL Driver, 226     PLL_ERROR_INPUT_TOO_LOW   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTPUT_TOO_LOW   DIL_SSCGO_MDEC_VAL_P     CHIP: LPC5411X PLL Driver, 227   PLL_SSCGO_MDEC_VAL_SET     PLL_ERROR_OUTPUT_TOO_LOW   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTPUT_TOO_LOW   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_OUTSIDE_INTLIMIT   DIL_SSCGO_MREQ     PLL_ERROR_SUCCESS   DIL_SSCGO_MREQ     PLL_ERROR_SUCCESS   DIL_SSCGO_MREQ     PLL_ERROR_T   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_T   CHIP: LPC5411X PLL Driver, 227     PLL_ERROR_T   CHIP: LPC5411X PLL Driver, 227     PLL_LOWER_IN_LIMIT   DIL_SSCGO_SEL_EXT_SSCG_N     pIL_5411x.c, 789     PLL_MAX_COO_FREQ_MHZ   DIL_SSCGI_DITHER     pIL_5411x.c, 788   PLL_SSCGI_DITHER     PLL_MAX_IN_SSMODE   DIL_SSCGI_MC_P     pIL_5411x.c, 788   PLL_SSCGI_MC_P     PLL_SSCGI_MC_P     pIL_5411x.c, 788   PLL_SSCGI_MC_P     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_M     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_M     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_M     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_M     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_P     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_P     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_P     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_P     pIL_5411x.c, 788   PLL_SSCGI_MD_FRACT_SET     pIL_5411x.c, 789     pIL_5411x.c, 789     pIL_5411x.c, 789     pIL_5411x.c, 789     pIL_SSCGI_MD_FRACT_SET     pIL_5411x.c, 790     pIL_5411x.c, 789     pIL_SSCGI_MD_FRACT_SET     pIL_5411x.c, 790     pIL_5411x.c, 790     pIL_5411x.c, 790     pIL_5411x.c, 790     pIL_SSC	• —	
PLL_CTRL_UPLIMOFF_P         CHIP: LPC5411X PLL Driver, 226           pll_5411x.c, 787         PLL_SETUPFLAG_WAITLOCK           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_M           PLL_ERROR_INPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_P           PLL_ERROR_OUTPUT_TOO_HIGH         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_MAX_COO_FREQ_MHZ         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_MAX_N_DIV         pll_5411x.c, 790           PLL_SSCG1_MC_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_M         pll_5411x.c, 790           PLL_SSCG1_		
PIL_SETUPFLAG_WAITLOCK	• —	
PLL_ERROR_INPUT_TOO_HIGH         CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_MDEC_VAL_M           PLL_ERROR_INPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_MDEC_VAL_P           PLL_ERROR_OUTPUT_TOO_HIGH         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCGO_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           PLL_OWER_IN_LIMIT         pll_5411x.c, 789           PLL_SSCG1_DITHER         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_SSCG1_MC_P         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 790           <		
CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_M           PLL_ERROR_INPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_P           PLL_ERROR_OUTPUT_TOO_HIGH         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_LOWER_IN_LIMIT         pll_5411x.c, 789           PLL_MAX_CO_FREQ_MHZ         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_SSCG1_MC_M         pll_5411x.c, 790           PLL_SSCG1_MC_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_M         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790	• —	
PLL_ERROR_INPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_P           PLL_ERROR_OUTPUT_TOO_HIGH         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG1_SEL_EXT_SSCG_N_P           PLL_DOWER_IN_LIMIT         pll_5411x.c, 789           PLL_MAX_COO_FREQ_MHZ         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_MAX_N_DIV         pll_5411x.c, 790           PLL_MIN_COO_FREQ_MHZ         pll_5411x.c, 790           PLL_SSCG1_MC_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_M         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 788           PLL_NDEC_NREQ         pll_5411x.		
CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MDEC_VAL_P         PLL_ERROR_OUTPUT_TOO_HIGH       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MDEC_VAL_SET         PLL_ERROR_OUTPUT_TOO_LOW       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MREQ         PLL_ERROR_OUTSIDE_INTLIMIT       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MREQ_P         PLL_ERROR_SUCCESS       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N         PLL_ERROR_T       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N_P         PLL_LOWER_IN_LIMIT       pll_5411x.c, 789         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         PLL_MAX_N_DIV       pll_5411x.c, 790         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         PLL_SSCG1_MC_P       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_M       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_P       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_P       pll_5411x.c, 790         PLL_NDEC_NREQ       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_SET <td< td=""><td></td><td></td></td<>		
PLL_ERROR_OUTPUT_TOO_HIGH         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLE_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_SSCG1_IMIT         pll_5411x.c, 780           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           PLL_MAX_N_DIV         pll_5411x.c, 790           PLL_SSCG1_MC_M         pll_5411x.c, 790           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_M         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_M         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 788           PLL_NDEC_NREQ         PlL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         PlL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P		• —
CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MDEC_VAL_SET           PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_OWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_SSCG1_MC_P         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790		PLL_SSCG0_MDEC_VAL_P
PLL_ERROR_OUTPUT_TOO_LOW         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_OWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_IDTHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_SSCG1_MC_P         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790	PLL_ERROR_OUTPUT_TOO_HIGH	pll_5411x.c, 789
CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ           PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_LOWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790	CHIP: LPC5411X PLL Driver, 227	PLL_SSCG0_MDEC_VAL_SET
PLL_ERROR_OUTSIDE_INTLIMIT         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_MREQ_P           PLL_ERROR_SUCCESS         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_LOWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790	PLL_ERROR_OUTPUT_TOO_LOW	pll_5411x.c, 789
CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MREQ_P         PLL_ERROR_SUCCESS       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N         PLL_ERROR_T       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N_P         PLL_LOWER_IN_LIMIT       pll_5411x.c, 790         pll_5411x.c, 787       PLL_SSCG1_DITHER         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_DITHER_P         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	CHIP: LPC5411X PLL Driver, 227	PLL_SSCG0_MREQ
CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_MREQ_P         PLL_ERROR_SUCCESS       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N         PLL_ERROR_T       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N_P         PLL_LOWER_IN_LIMIT       pll_5411x.c, 790         pll_5411x.c, 787       PLL_SSCG1_DITHER         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_DITHER_P         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	PLL ERROR OUTSIDE INTLIMIT	pll 5411x.c, 789
PLL_ERROR_SUCCESS         pII_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N           PLL_ERROR_T         pII_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_LOWER_IN_LIMIT         pII_5411x.c, 790           pII_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pII_5411x.c, 790           pII_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pII_5411x.c, 790           pII_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MAX_N_DIV         pII_5411x.c, 790           pII_5411x.c, 788         PLL_SSCG1_MC_P           PLL_MIN_CCO_FREQ_MHZ         pII_5411x.c, 790           pII_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_NDEC_NREQ         pII_5411x.c, 790           PLL_SCG1_MD_FRACT_P         pII_5411x.c, 790           PLL_SCG1_MD_FRACT_SET         PLL_SCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         PLL_SCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         PLL_SCG1_MD_FRACT_SET		
CHIP: LPC5411X PLL Driver, 227       PLL_SSCG_SEL_EXT_SSCG_N         PLL_ERROR_T       pll_5411x.c, 789         CHIP: LPC5411X PLL Driver, 227       PLL_SSCG_SEL_EXT_SSCG_N_P         PLL_LOWER_IN_LIMIT       pll_5411x.c, 790         pll_5411x.c, 787       PLL_SSCG1_DITHER         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_DITHER_P         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_SSCG1_MD_FRACT_P       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790		
PLL_ERROR_T         pll_5411x.c, 789           CHIP: LPC5411X PLL Driver, 227         PLL_SSCG0_SEL_EXT_SSCG_N_P           PLL_LOWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MAX_N_DIV         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_P           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790		• —
CHIP: LPC5411X PLL Driver, 227       PLL_SSCG0_SEL_EXT_SSCG_N_P         PLL_LOWER_IN_LIMIT       pll_5411x.c, 790         pll_5411x.c, 787       PLL_SSCG1_DITHER         PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_DITHER_P         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_SET       pll_5411x.c, 790	,	
PLL_LOWER_IN_LIMIT         pll_5411x.c, 790           pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MAX_N_DIV         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_P           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790		· —
pll_5411x.c, 787         PLL_SSCG1_DITHER           PLL_MAX_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MAX_N_DIV         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_P           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           PLL_SSCG1_MD_FRACT_SET         pll_5411x.c, 790           PLL_NDEC_NREQ_P         pll_5411x.c, 790		
PLL_MAX_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_DITHER_P         PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         PLL_SSCG1_MD_FRACT_SET       pll_5411x.c, 790         PLL_NDEC_NREQ_P       pll_5411x.c, 790		• —
pll_5411x.c, 788         PLL_SSCG1_DITHER_P           PLL_MAX_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_M           PLL_MAX_N_DIV         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MC_P           PLL_MIN_CCO_FREQ_MHZ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_M           PLL_MIN_IN_SSMODE         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790	• —	
PLL_MAX_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790		• —
pll_5411x.c, 788       PLL_SSCG1_MC_M         PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	• —	
PLL_MAX_N_DIV       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790		• = '
pll_5411x.c, 788       PLL_SSCG1_MC_P         PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	• —	
PLL_MIN_CCO_FREQ_MHZ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	PLL_MAX_N_DIV	pll_5411x.c, 790
pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_M         PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	pll_5411x.c, 788	PLL_SSCG1_MC_P
PLL_MIN_IN_SSMODE       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_P         PLL_NDEC_NREQ       pll_5411x.c, 790         pll_5411x.c, 788       PLL_SSCG1_MD_FRACT_SET         PLL_NDEC_NREQ_P       pll_5411x.c, 790	PLL_MIN_CCO_FREQ_MHZ	pll_5411x.c, 790
pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790	pll_5411x.c, 788	PLL_SSCG1_MD_FRACT_M
pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_P           PLL_NDEC_NREQ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790	PLL_MIN_IN_SSMODE	pll_5411x.c, 790
PLL_NDEC_NREQ         pll_5411x.c, 790           pll_5411x.c, 788         PLL_SSCG1_MD_FRACT_SET           PLL_NDEC_NREQ_P         pll_5411x.c, 790		• —
pll_5411x.c, 788 PLL_SSCG1_MD_FRACT_SET PLL_NDEC_NREQ_P pll_5411x.c, 790	• —	
PLL_NDEC_NREQ_P pll_5411x.c, 790		• —
· _ ·	• —	
F5		• —
	p0	

pll_5411x.c, 790	CHIP: LPC5411X Power Management declarations
PLL_SSCG1_MD_INT_P	and functions, 255
pll_5411x.c, 790	PMU_BODINTVAL_LVL2
PLL_SSCG1_MD_INT_SET	CHIP: LPC5411X Power Management declarations
pll_5411x.c, 791	and functions, 255
PLL_SSCG1_MD_REQ	PMU_BODINTVAL_LVL3
pll_5411x.c, 791	CHIP: LPC5411X Power Management declarations
PLL_SSCG1_MD_REQ_P	and functions, 255
pll_5411x.c, 791	PMU_BODRSTLVL_0
PLL_SSCG1_MF_M	CHIP: LPC5411X Power Management declarations
	and functions, 255
pll_5411x.c, 791	PMU_BODRSTLVL_1
PLL_SSCG1_MF_P	CHIP: LPC5411X Power Management declarations
pll_5411x.c, 791	and functions, 255
PLL_SSCG1_MOD_PD_SSCGCLK_N	PMU_BODRSTLVL_1_50V
pll_5411x.c, 791	
PLL_SSCG1_MOD_PD_SSCGCLK_N_P	CHIP: LPC5411X Power Management declarations
pll_5411x.c, 791	and functions, 255
PLL SSCG1 MR M	PMU_BODRSTLVL_1_85V
pll 5411x.c, 791	CHIP: LPC5411X Power Management declarations
PLL_SSCG1_MR_P	and functions, 255
pll 5411x.c, 791	PMU_BODRSTLVL_2
PLL SSCG DITHER VALUE	CHIP: LPC5411X Power Management declarations
<u> </u>	and functions, 255
pll_5411x.c, 791	PMU_BODRSTLVL_2_00V
PLL_SSCG_MC_COMP_VALUE	CHIP: LPC5411X Power Management declarations
pll_5411x.c, 791	and functions, 255
PLL_SSCG_MF_FREQ_VALUE	PMU_BODRSTLVL_2_30V
pll_5411x.c, 792	CHIP: LPC5411X Power Management declarations
PLL_SSCG_MR_DEPTH_VALUE	and functions, 255
pll_5411x.c, 792	PMU_BODRSTLVL_3
PMCFG	
LPC_PIN_INT_T, 592	CHIP: LPC5411X Power Management declarations
PMCTRL	and functions, 255
LPC PIN INT T, 593	PORT
PMSRC	ITM_Type, 569
	PORT_ENA
LPC_PIN_INT_T, 593	LPC_GPIOGROUPINT_T, 583
PMU_BOD_INT	PORT_POL
CHIP: LPC5411X Power Management declarations	LPC_GPIOGROUPINT_T, 583
and functions, 254	POWER_DEEP_POWER_DOWN
PMU_BOD_RST	CHIP: LPC5411X Power LIBRARY functions, 251
CHIP: LPC5411X Power Management declarations	POWER_DEEP_SLEEP
and functions, 254	CHIP: LPC5411X Power LIBRARY functions, 251
PMU_BODINTVAL_2_05v	POWER MODE T
CHIP: LPC5411X Power Management declarations	CHIP: LPC5411X Power LIBRARY functions, 251
and functions, 255	POWER_SLEEP
PMU_BODINTVAL_2_45v	CHIP: LPC5411X Power LIBRARY functions, 251
CHIP: LPC5411X Power Management declarations	PR
and functions, 255	
PMU_BODINTVAL_2_75v	LPC_TIMER_T, 620 PREAC2FSCOEF
CHIP: LPC5411X Power Management declarations	CHIP: LPC5411X DMIC driver, 146
and functions, 255	PREAC4FSCOEF
PMU_BODINTVAL_3_05v	CHIP: LPC5411X DMIC driver, 146
CHIP: LPC5411X Power Management declarations	PRESETCTRL
and functions, 255	LPC_SYSCON_T, 613
PMU_BODINTVAL_LVL0	PRESETCTRLCLR
CHIP: LPC5411X Power Management declarations	LPC_SYSCON_T, 613
and functions, 255	PRESETCTRLSET
PMU_BODINTVAL_LVL1	LPC_SYSCON_T, 613

PSELID	PLL_CTRL_BYPASS, 787
CHIP: LPC5411x I2C driver, 415	PLL_CTRL_BYPASS_FBDIV2, 787
LPC_I2S_T, 585	PLL_CTRL_BYPASS_FBDIV2_P, 787
LPC_SPI_T, 606	PLL_CTRL_BYPASS_P, 787
LPC_USART_T, 623	PLL_CTRL_DIRECTI, 787
PVALMAX	PLL_CTRL_DIRECTI_P, 787
pll_5411x.c, 792	PLL_CTRL_DIRECTO, 787
PWMC	PLL_CTRL_DIRECTO_P, 787
LPC_TIMER_T, 620	PLL_CTRL_UPLIMOFF, 787
PWR_ERROR_CLOCK_FREQ_TOO_HIGH	PLL_CTRL_UPLIMOFF_P, 787
error.h, 709	PLL_LOWER_IN_LIMIT, 787
PWR_ERROR_ILLEGAL_MODE	PLL_MAX_CCO_FREQ_MHZ, 788
error.h, 709	PLL_MAX_IN_SSMODE, 788
PWR_ERROR_INVALID_CFG	PLL_MAX_N_DIV, 788
error.h, 709	PLL_MIN_CCO_FREQ_MHZ, 788
PWR_ERROR_INVALID_STATE	PLL_MIN_IN_SSMODE, 788
error.h, 709	PLL_NDEC_NREQ, 788
PWR_ERROR_PVT_DETECT	PLL_NDEC_NREQ_P, 788
error.h, 709	PLL_NDEC_VAL_M, 788
packing.h	PLL_NDEC_VAL_P, 788
ALIGNED, 745	PLL_NDEC_VAL_SET, 788
pdm_bypass	PLL_PDEC_PREQ, 788
CHIP: LPC5411X DMIC driver, 137	PLL_PDEC_PREQ_P, 788
pdm_bypass_clk0	PLL_PDEC_VAL_M, 789
CHIP: LPC5411X DMIC driver, 137	PLL_PDEC_VAL_P, 789
pdm_bypass_clk1	PLL_PDEC_VAL_SET, 789
CHIP: LPC5411X DMIC driver, 137	PLL_SSCG0_MDEC_VAL_M, 789
pdm_dual	PLL_SSCG0_MDEC_VAL_P, 789
CHIP: LPC5411X DMIC driver, 137	PLL_SSCG0_MDEC_VAL_SET, 789
pdm_stereo	PLL_SSCG0_MREQ, 789
CHIP: LPC5411X DMIC driver, 137	PLL_SSCG0_MREQ_P, 789
PendSV_Handler	PLL_SSCG0_SEL_EXT_SSCG_N, 789
cr_startup_lpc5411x-m0.c, 806	PLL_SSCG0_SEL_EXT_SSCG_N_P, 790
cr_startup_lpc5411x.c, 807	PLL_SSCG1_DITHER, 790
PendSV_IRQn	PLL_SSCG1_DITHER_P, 790
CHIP_5411X: LPC5411X M0 core peripheral inter-	PLL_SSCG1_MC_M, 790
rupt numbers, 428	PLL_SSCG1_MC_P, 790
CHIP_5411X: LPC5411X M4 core peripheral inter-	PLL_SSCG1_MD_FRACT_M, 790
rupt numbers, 430	PLL_SSCG1_MD_FRACT_P, 790
pin	PLL_SSCG1_MD_FRACT_SET, 790
PINMUX_GRP_T, 628	PLL_SSCG1_MD_INT_M, 790
pll_5411x.c	PLL_SSCG1_MD_INT_P, 790
Chip_Clock_GetPIIConfig, 795	PLL_SSCG1_MD_INT_SET, 791
Chip_Clock_GetSystemPLLOutFromSetupUpdate,	PLL_SSCG1_MD_REQ, 791
795	PLL_SSCG1_MD_REQ_P, 791
curPIIRate, 796	PLL_SSCG1_MF_M, 791
FindGreatestCommonDivisor, 795	PLL_SSCG1_MF_P, 791
findPllMMult, 795	PLL_SSCG1_MOD_PD_SSCGCLK_N, 791
findPIIPostDiv, 795	PLL_SSCG1_MOD_PD_SSCGCLK_N_P, 791
findPIIPreDiv, 795	PLL_SSCG1_MR_M, 791
MVALMAX, 786	PLL_SSCG1_MR_P, 791
NVALMAX, 786	PLL_SSCG_DITHER_VALUE, 791
PLL0_SSCG_DITHER_VALUE, 786	PLL_SSCG_MC_COMP_VALUE, 791
PLL0_SSCG_MC_COMP_VALUE, 786	PLL_SSCG_MF_FREQ_VALUE, 792
PLL0_SSCG_MF_FREQ_VALUE, 786	PLL_SSCG_MR_DEPTH_VALUE, 792
PLL0_SSCG_MR_DEPTH_VALUE, 786	PVALMAX, 792
PLL_CTRL_BANDSEL_SSCGREG_N, 786	pllDecodeM, 795
PLL_CTRL_BANDSEL_SSCGREG_N_P, 787	pllDecodeN, 795

pllDecodeP, 795	SPIM_DELAY_CONFIG_T, 639
pllEncodeM, 795	preac2coef
pllEncodeN, 795	CHIP: LPC5411X DMIC driver, 146
pllEncodeP, 795	preac4coef
pllFindSel, 795	CHIP: LPC5411X DMIC driver, 146
SYS PLL BANDSEL, 792	put_rx_data
SYS_PLL_BYPASS, 792	spim_5411x.c, 799
SYS_PLL_BYPASSCCODIV2, 792	spis_5411x.c, 800
SYS_PLL_DIRECTI, 792	opio_0
SYS PLL DIRECTO, 792	Q
SYS_PLL_SELI, 792	APSR Type, 550
SYS_PLL_SELP, 792	xPSR_Type, 668
SYS PLL SELR, 793	<b>-</b> <i>1</i> , ·
SYS PLL UPLIMOFF, 793	RB_INDH
SYSCON_SYSPLLCTRL_BANDSEL_SSCGRE↔	ring_buffer.c, 796
G N, 793	RB_INDT
SYSCON SYSPLLCTRL BANDSEL SSCGRE↔	ring_buffer.c, 796
G_N_P, 793	RB_VHEAD
SYSCON_SYSPLLCTRL_BYPASS, 793	CHIP: Simple ring buffer implementation, 419
SYSCON_SYSPLLCTRL_BYPASS_FBDIV2, 793	RB_VTAIL
SYSCON_SYSPLLCTRL_BYPASS_FBDIV2_P,	CHIP: Simple ring buffer implementation, 419
793	REGMODE_H
SYSCON SYSPLLCTRL BYPASS P, 793	LPC_SCT_T, 602
SYSCON SYSPLLCTRL DIRECTI, 793	REGMODE_L
SYSCON_SYSPLLCTRL_DIRECTI_P, 793	LPC_SCT_T, 602
SYSCON_SYSPLLCTRL_DIRECTO, 793	REMAP_BOOT_LOADER_MODE
SYSCON_SYSPLLCTRL_DIRECTO_P, 794	CHIP: LPC5411X System and Control Driver, 330
SYSCON_SYSPLLCTRL_SELI_M, 794	REMAP_USER_FLASH_MODE
SYSCON_SYSPLLCTRL_SELI_P, 794	CHIP: LPC5411X System and Control Driver, 331
SYSCON_SYSPLLCTRL_SELP_M, 794	REMAP_USER_RAM_MODE
SYSCON_SYSPLLCTRL_SELP_P, 794	CHIP: LPC5411X System and Control Driver, 330
SYSCON_SYSPLLCTRL_SELR_M, 794	REQUEST_CLASS
SYSCON_SYSPLLCTRL_SELR_P, 794	USBD_Core, 537
SYSCON_SYSPLLCTRL_UPLIMOFF, 794	REQUEST_DEVICE_TO_HOST
SYSCON_SYSPLLCTRL_UPLIMOFF_P, 794	USBD_Core, 537
SYSCON_SYSPLLSTAT_LOCK, 794	REQUEST_HOST_TO_DEVICE
SYSCON_SYSPLLSTAT_LOCK_P, 794	USBD_Core, 538
pllDecodeM	REQUEST_RESERVED
•	USBD_Core, 538
pll_5411x.c, 795 pllDecodeN	REQUEST_STANDARD
pll 5411x.c, 795	USBD_Core, 538
pllDecodeP	REQUEST_TO_DEVICE
•	USBD_Core, 538
pll_5411x.c, 795 pllEncodeM	REQUEST_TO_ENDPOINT
·	USBD_Core, 538
pll_5411x.c, 795	REQUEST_TO_INTERFACE
pllEncodeN	USBD_Core, 538
pll_5411x.c, 795	REQUEST_TO_OTHER
pllEncodeP	USBD_Core, 538
pll_5411x.c, 795	REQUEST_TYPE, 632
pllFindSel	REQUEST_VENDOR
pll_5411x.c, 795	USBD_Core, 538
pllRate	RES
PLL_SETUP_T, 631	LPC_SCT_T, 602
PINIMITY CDD T 629	RESERVED
PINMUX_GRP_T, 628	LPC_DMA_CHANNEL_T, 575
PostDelay  SPIM DELAY CONFIG T 630	LPC_MBOXIRQ_T, 589
SPIM_DELAY_CONFIG_T, 639	RESERVEDO
PreDelay	CHIP: LPC5411x I2C driver, 415

DWT_Type, 559	LPC_SYSCON_T, 614
ITM_Type, 569	RESERVED2
LPC_ADC_T, 571	CHIP: LPC5411x I2C driver, 415
LPC_ASYNC_SYSCON_T, 573	DWT_Type, 559
LPC_DMA_COMMON_T, 577	ITM_Type, 569
LPC_DMA_T, 579	LPC_DMA_COMMON_T, 578
LPC_GPIOGROUPINT_T, 583	LPC_DMA_T, 580
LPC_I2S_T, 586	LPC_INMUX_T, 587
LPC_PMU_T, 594	LPC_MBOX_T, 589
LPC_SPI_T, 606	LPC_SCT_T, 602
LPC_SYSCON_T, 613	LPC_SYSCON_T, 614
LPC_TIMER_T, 620	NVIC_Type, 627
LPC_WWDT_T, 625	TPI_Type, 646
NVIC_Type, 627	RESERVED20
SCB_Type, 636	LPC_SYSCON_T, 614
SCnSCB_Type, 637	RESERVED21
TPI_Type, 646	LPC_SYSCON_T, 614
RESERVED00	RESERVED22
LPC_I2S_T, 586	LPC_SYSCON_T, 614
RESERVED0A	RESERVED23
LPC_I2S_T, 586	LPC SYSCON T, 614
RESERVED1	RESERVED24
CHIP: LPC5411x I2C driver, 415	LPC_SYSCON_T, 614
DWT_Type, 559	RESERVED25
ITM_Type, 569	LPC_SYSCON_T, 615
LPC_ASYNC_SYSCON_T, 574	RESERVED26
LPC_DMA_COMMON_T, 578	LPC_SYSCON_T, 615
LPC GPIOGROUPINT T, 583	RESERVED27
LPC_INMUX_T, 587	LPC_SYSCON_T, 615
LPC_MBOX_T, 588	RESERVED28
LPC_SCT_T, 602	LPC_SYSCON_T, 615
LPC_SPI_T, 606	RESERVED29
LPC_SYSCON_T, 613	LPC_SYSCON_T, 615
SCB_Type, 636	RESERVED3
TPI_Type, 646	ITM_Type, 569
RESERVED10	LPC_DMA_COMMON_T, 578
LPC_DMA_COMMON_T, 578	LPC_INMUX_T, 587
LPC_SCT_T, 602	LPC SCT T, 602
LPC_SYSCON_T, 613	LPC_SYSCON_T, 615
RESERVED11	NVIC_Type, 627
LPC_SYSCON_T, 613	TPI_Type, 646
RESERVED12	RESERVED30
LPC_SYSCON_T, 613	LPC SYSCON T, 615
RESERVED13	RESERVED31
LPC SYSCON T, 613	LPC_SYSCON_T, 615
RESERVED14	RESERVED32
LPC_SYSCON_T, 613	LPC SYSCON T, 615
RESERVED15	RESERVED33
LPC_SYSCON_T, 614	LPC_SYSCON_T, 615
RESERVED16	RESERVED34
LPC_SYSCON_T, 614	LPC_SYSCON_T, 615
RESERVED16A	RESERVED35
LPC_SYSCON_T, 614	LPC_SYSCON_T, 615
RESERVED17	RESERVED36
LPC_SYSCON_T, 614	LPC_SYSCON_T, 616
RESERVED18	RESERVED37
LPC_SYSCON_T, 614	LPC_SYSCON_T, 616
RESERVED19	RESERVED4
	I ILOLI IV LDT

ITM_Type, 569	CHIP: LPC5411X System and Control Driver, 331
LPC_DMA_COMMON_T, 578	RESET_GINT
LPC_SYSCON_T, 616	CHIP: LPC5411X System and Control Driver, 331
NVIC_Type, 627	RESET_GPIO0
TPI_Type, 646	CHIP: LPC5411X System and Control Driver, 331
RESERVED5	RESET_GPIO1
ITM_Type, 569	CHIP: LPC5411X System and Control Driver, 331
LPC_DMA_COMMON_T, 578	RESET_IOCON
LPC_I2S_T, 586	CHIP: LPC5411X System and Control Driver, 331
LPC_SYSCON_T, 616	RESET_MRT
NVIC_Type, 627	CHIP: LPC5411X System and Control Driver, 331
TPI_Type, 646	RESET MUX
RESERVED6	CHIP: LPC5411X System and Control Driver, 331
LPC_DMA_COMMON_T, 578	RESET PINT
LPC_SCT_T, 603	CHIP: LPC5411X System and Control Driver, 331
LPC_SYSCON_T, 616	RESET_SCT
RESERVED7	CHIP: LPC5411X System and Control Driver, 331
LPC_DMA_COMMON_T, 578	RESET_SCT0
LPC_SYSCON_T, 616	CHIP: LPC5411X System and Control Driver, 331
TPI_Type, 646	RESET_SPIFI
RESERVED8	CHIP: LPC5411X System and Control Driver, 331
LPC_DMA_COMMON_T, 578	RESET_TIMER0
LPC_SYSCON_T, 616	CHIP: LPC5411X System and Control Driver, 331
RESERVED9	RESET_TIMER1
LPC_DMA_COMMON_T, 578	CHIP: LPC5411X System and Control Driver, 331
LPC_SCT_T, 603	RESET_TIMER2
LPC_SYSCON_T, 616	CHIP: LPC5411X System and Control Driver, 331
RESET	RESET TIMER3
LPC Public Types, 480	CHIP: LPC5411X System and Control Driver, 331
RESET_ADC	RESET_TIMER4
CHIP: LPC5411X System and Control Driver, 331	CHIP: LPC5411X System and Control Driver, 331
RESET_ADC0	RESET_USB
CHIP: LPC5411X System and Control Driver, 331	CHIP: LPC5411X System and Control Driver, 331
RESET_CRC	RESET_UTICK
CHIP: LPC5411X System and Control Driver, 331	CHIP: LPC5411X System and Control Driver, 331
RESET_DMA	RESET_WWDT
CHIP: LPC5411X System and Control Driver, 331	CHIP: LPC5411X System and Control Driver, 331
RESET_DMIC	RINGBUFF_T, 633
CHIP: LPC5411X System and Control Driver, 331	copy, 633
RESET_FLASH	count, 633
CHIP: LPC5411X System and Control Driver, 331	data, 633
RESET_FLEXCOMM0	head, 633
CHIP: LPC5411X System and Control Driver, 331	itemSz, 633
RESET_FLEXCOMM1	tail, 633
CHIP: LPC5411X System and Control Driver, 331	RISE
RESET_FLEXCOMM2	LPC_PIN_INT_T, 593
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_CPHA0_CPOL0
RESET_FLEXCOMM3	CHIP: LPC5411X SPI driver, 280
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_CPHA0_CPOL1
RESET_FLEXCOMM4	CHIP: LPC5411X SPI driver, 280
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_CPHA1_CPOL0
RESET_FLEXCOMM5	CHIP: LPC5411X SPI driver, 280
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_CPHA1_CPOL1
RESET_FLEXCOMM6	CHIP: LPC5411X SPI driver, 280
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_MODE0
RESET_FLEXCOMM7	CHIP: LPC5411X SPI driver, 280
CHIP: LPC5411X System and Control Driver, 331	ROM_SPI_CLOCK_MODE1
RESET_FMC	CHIP: LPC5411X SPI driver, 280

ROM_SPI_CLOCK_MODE2	reserved_clib
CHIP: LPC5411X SPI driver, 280	LPC_ROM_API_T, 594
ROM_SPI_CLOCK_MODE3	reserved_div
CHIP: LPC5411X SPI driver, 280	LPC_ROM_API_T, 595
ROM_SPI_CLOCK_MODE_T	reserved_dmaaltd
CHIP: LPC5411X SPI driver, 280	LPC_ROM_API_T, 595
RSERVED1	reserved_flexcomm
NVIC_Type, 627	LPC_ROM_API_T, 595
RTC_CTRL_ALARM1HZ	reserved_i2cm
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_ALARMDPD_EN	reserved_i2cmon
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_MASK	reserved_i2cs
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_RTC1KHZ_EN	reserved_power
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_RTC_EN	reserved_spim
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_RTC_OSC_BYPASS	reserved_spis
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 595
RTC_CTRL_RTC_OSC_PD	reserved_uartalt
CHIP: LPC5411X Real Time clock, 259	LPC_ROM_API_T, 596
RTC CTRL SWRESET	reserved usart
CHIP: LPC5411X Real Time clock, 260	LPC ROM API T, 596
RTC_CTRL_WAKE1KHZ	Reset_IRQn
CHIP: LPC5411X Real Time clock, 260	CHIP_5411X: LPC5411X M0 core peripheral inter-
RTC CTRL WAKEDPD EN	rupt numbers, 428
CHIP: LPC5411X Real Time clock, 260	CHIP_5411X: LPC5411X M4 core peripheral inter-
RTC_IRQn	rupt numbers, 430
THO INGH	rapt nambors, 100
	ResetISR
CHIP_5411X: LPC5411X M0 core peripheral inter-	ResetISR cr. startup, lpc5411x-m0 c. 806
CHIP_5411X: LPC5411X M0 core peripheral inter- rupt numbers, 429	cr_startup_lpc5411x-m0.c, 806
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral inter-	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808 RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808 RightLow I2S_AUDIO_FORMAT_T, 563
CHIP_5411X: LPC5411X M0 core peripheral inter- rupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral inter- rupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808 RightLow I2S_AUDIO_FORMAT_T, 563 ring_buffer.c
CHIP_5411X: LPC5411X M0 core peripheral inter- rupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral inter- rupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808 RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808 RightLow I2S_AUDIO_FORMAT_T, 563 ring_buffer.c RB_INDH, 796 RB_INDT, 796
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow I2S_AUDIO_FORMAT_T, 563  ring_buffer.c RB_INDH, 796 RB_INDT, 796  RingBuffer_Flush
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow l2S_AUDIO_FORMAT_T, 563  ring_buffer.c RB_INDH, 796 RB_INDT, 796  RingBuffer_Flush CHIP: Simple ring buffer implementation, 420  RingBuffer_GetCount CHIP: Simple ring buffer implementation, 420  RingBuffer_GetFree CHIP: Simple ring buffer implementation, 420  RingBuffer_GetSize CHIP: Simple ring buffer implementation, 420  RingBuffer_GetSize CHIP: Simple ring buffer implementation, 420  RingBuffer_Init CHIP: Simple ring buffer implementation, 420  RingBuffer_Init
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral inter-	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn CHIP_5411X: LPC5411X M0 core peripheral inter-	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 429	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow
CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 RTCOSCCTRL LPC_SYSCON_T, 616 RTOS support code, 493 RTOS: FreeRTOS support code, 494 Recipient _BM_T, 551 register_location CHIP: LPC5411X DMA Service driver, 132 reserved CHIP: LPC5411X DMIC driver, 146 SPI_CFGSETUP_T, 638 reserved0 CHIP: LPC5411X DMIC driver, 146 reserved1 CHIP: LPC5411X DMIC driver, 146 Reserved1_IRQn CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 431 Reserved_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 429 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 429	cr_startup_lpc5411x-m0.c, 806 cr_startup_lpc5411x.c, 808  RightLow

CHIP: Simple ring buffer implementation, 423	SCB_CCR_BFHFNMIGN_Msk
rtc_ut.c	System Control Block (SCB), 503
DAYSPERLEAPYEAR, 797	SCB_CCR_BFHFNMIGN_Pos
DAYSPERWEEK, 797	System Control Block (SCB), 504
DAYSPERYEAR, 797	SCB_CCR_DIV_0_TRP_Msk
daysPerMonth, 798	System Control Block (SCB), 504
GetDMLY, 798	SCB_CCR_DIV_0_TRP_Pos
HOURSPERDAY, 797	
	System Control Block (SCB), 504
MINSPERHOUR, 797	SCB_CCR_NONBASETHRDENA_Msk
MONETHSPERYEAR, 797	System Control Block (SCB), 504
SECSPERDAY, 797	SCB_CCR_NONBASETHRDENA_Pos
SECSPERHOUR, 798	System Control Block (SCB), 504
SECSPERMIN, 798	SCB_CCR_STKALIGN_Msk
rxBuff	System Control Block (SCB), 504
I2CM_XFER_T, 560	SCB_CCR_STKALIGN_Pos
rxCount	System Control Block (SCB), 504
SPIM_XFER_T, 640	SCB CCR UNALIGN TRP Msk
SPIS_XFER_T, 642	System Control Block (SCB), 505
rxData	SCB_CCR_UNALIGN_TRP_Pos
SPIM_XFER_T, 640	
SPIS_XFER_T, 642	System Control Block (SCB), 505
rxIndex	SCB_CCR_USERSETMPEND_Msk
	System Control Block (SCB), 505
SPIM_XFER_T, 640	SCB_CCR_USERSETMPEND_Pos
SPIS_XFER_T, 642	System Control Block (SCB), 505
rxSz	SCB_CFSR_BUSFAULTSR_Msk
I2CM_XFER_T, 560	System Control Block (SCB), 505
CCD	SCB CFSR BUSFAULTSR Pos
SCB	System Control Block (SCB), 505
Core Definitions, 452	SCB CFSR MEMFAULTSR Msk
SCB_AIRCR_ENDIANESS_Msk	System Control Block (SCB), 505
System Control Block (SCB), 501	SCB CFSR MEMFAULTSR Pos
SCB_AIRCR_ENDIANESS_Pos	
System Control Block (SCB), 501	System Control Block (SCB), 506
SCB_AIRCR_PRIGROUP_Msk	SCB_CFSR_USGFAULTSR_Msk
System Control Block (SCB), 501	System Control Block (SCB), 506
SCB_AIRCR_PRIGROUP_Pos	SCB_CFSR_USGFAULTSR_Pos
System Control Block (SCB), 501	System Control Block (SCB), 506
SCB AIRCR SYSRESETREQ Msk	SCB_CPUID_ARCHITECTURE_Msk
System Control Block (SCB), 501, 502	System Control Block (SCB), 506
SCB_AIRCR_SYSRESETREQ_Pos	SCB_CPUID_ARCHITECTURE_Pos
System Control Block (SCB), 502	System Control Block (SCB), 506
SCB AIRCR VECTCLRACTIVE Msk	SCB CPUID IMPLEMENTER Msk
System Control Block (SCB), 502	System Control Block (SCB), 506
•	SCB_CPUID_IMPLEMENTER_Pos
SCB_AIRCR_VECTCLRACTIVE_Pos	System Control Block (SCB), 507
System Control Block (SCB), 502	•
SCB_AIRCR_VECTKEY_Msk	SCB_CPUID_PARTNO_Msk
System Control Block (SCB), 502	System Control Block (SCB), 507
SCB_AIRCR_VECTKEY_Pos	SCB_CPUID_PARTNO_Pos
System Control Block (SCB), 503	System Control Block (SCB), 507
SCB_AIRCR_VECTKEYSTAT_Msk	SCB_CPUID_REVISION_Msk
System Control Block (SCB), 503	System Control Block (SCB), 507
SCB AIRCR VECTKEYSTAT Pos	SCB_CPUID_REVISION_Pos
System Control Block (SCB), 503	System Control Block (SCB), 507, 508
SCB_AIRCR_VECTRESET_Msk	SCB_CPUID_VARIANT_Msk
System Control Block (SCB), 503	System Control Block (SCB), 508
SCB_AIRCR_VECTRESET_Pos	SCB CPUID VARIANT Pos
System Control Block (SCB), 503	System Control Block (SCB), 508
SCB_BASE	SCB_DFSR_BKPT_Msk
Core Definitions, 452, 453	System Control Block (SCB), 508

SCB_DFSR_BKPT_Pos	SCB_ICSR_RETTOBASE_Msk
System Control Block (SCB), 508	System Control Block (SCB), 513
SCB_DFSR_DWTTRAP_Msk	SCB_ICSR_RETTOBASE_Pos
System Control Block (SCB), 508	System Control Block (SCB), 513
SCB_DFSR_DWTTRAP_Pos	SCB_ICSR_VECTACTIVE_Msk
System Control Block (SCB), 508	System Control Block (SCB), 513
SCB_DFSR_EXTERNAL_Msk	SCB_ICSR_VECTACTIVE_Pos
System Control Block (SCB), 509	System Control Block (SCB), 513, 514
SCB DFSR EXTERNAL Pos	SCB_ICSR_VECTPENDING_Msk
System Control Block (SCB), 509	System Control Block (SCB), 514
SCB_DFSR_HALTED_Msk	SCB ICSR VECTPENDING Pos
System Control Block (SCB), 509	System Control Block (SCB), 514
SCB_DFSR_HALTED_Pos	SCB_SCR_SEVONPEND_Msk
System Control Block (SCB), 509	System Control Block (SCB), 514
SCB_DFSR_VCATCH_Msk	SCB_SCR_SEVONPEND_Pos
System Control Block (SCB), 509	System Control Block (SCB), 514
SCB_DFSR_VCATCH_Pos	SCB_SCR_SLEEPDEEP_Msk
System Control Block (SCB), 509	System Control Block (SCB), 515
SCB_HFSR_DEBUGEVT_Msk	SCB_SCR_SLEEPDEEP_Pos
System Control Block (SCB), 509	System Control Block (SCB), 515
SCB HFSR DEBUGEVT Pos	SCB_SCR_SLEEPONEXIT_Msk
System Control Block (SCB), 509	System Control Block (SCB), 515
	SCB_SCR_SLEEPONEXIT_Pos
SCB_HFSR_FORCED_Msk	
System Control Block (SCB), 509	System Control Block (SCB), 515
SCB_HFSR_FORCED_Pos	SCB_SHCSR_BUSFAULTACT_Msk
System Control Block (SCB), 510	System Control Block (SCB), 515
SCB_HFSR_VECTTBL_Msk	SCB_SHCSR_BUSFAULTACT_Pos
System Control Block (SCB), 510	System Control Block (SCB), 516
SCB_HFSR_VECTTBL_Pos	SCB_SHCSR_BUSFAULTENA_Msk
System Control Block (SCB), 510	System Control Block (SCB), 516
SCB_ICSR_ISRPENDING_Msk	SCB_SHCSR_BUSFAULTENA_Pos
System Control Block (SCB), 510	System Control Block (SCB), 516
SCB_ICSR_ISRPENDING_Pos	SCB_SHCSR_BUSFAULTPENDED_Msk
System Control Block (SCB), 510	System Control Block (SCB), 516
SCB_ICSR_ISRPREEMPT_Msk	SCB_SHCSR_BUSFAULTPENDED_Pos
System Control Block (SCB), 510	System Control Block (SCB), 516
SCB_ICSR_ISRPREEMPT_Pos	SCB_SHCSR_MEMFAULTACT_Msk
System Control Block (SCB), 511	System Control Block (SCB), 516
SCB_ICSR_NMIPENDSET_Msk	SCB_SHCSR_MEMFAULTACT_Pos
System Control Block (SCB), 511	System Control Block (SCB), 516
SCB_ICSR_NMIPENDSET_Pos	SCB_SHCSR_MEMFAULTENA_Msk
System Control Block (SCB), 511	System Control Block (SCB), 516
SCB_ICSR_PENDSTCLR_Msk	SCB_SHCSR_MEMFAULTENA_Pos
System Control Block (SCB), 511	System Control Block (SCB), 516
SCB_ICSR_PENDSTCLR_Pos	SCB_SHCSR_MEMFAULTPENDED_Msk
System Control Block (SCB), 511, 512	System Control Block (SCB), 517
SCB ICSR PENDSTSET Msk	SCB_SHCSR_MEMFAULTPENDED_Pos
System Control Block (SCB), 512	System Control Block (SCB), 517
SCB_ICSR_PENDSTSET_Pos	SCB_SHCSR_MONITORACT_Msk
System Control Block (SCB), 512	System Control Block (SCB), 517
SCB ICSR PENDSVCLR Msk	SCB SHCSR MONITORACT Pos
System Control Block (SCB), 512	System Control Block (SCB), 517
•	•
SCB_ICSR_PENDSVCLR_Pos	SCB_SHCSR_PENDSVACT_Msk
System Control Block (SCB), 512	System Control Block (SCB), 517
SCB_ICSR_PENDSVSET_Msk	SCB_SHCSR_PENDSVACT_Pos
System Control Block (SCB), 513	System Control Block (SCB), 517
SCB_ICSR_PENDSVSET_Pos	SCB_SHCSR_SVCALLACT_Msk
System Control Block (SCB), 513	System Control Block (SCB), 517

SCB_SHCSR_SVCALLACT_Pos	CHIP_5411X: LPC5411X M4 core peripheral inter-
System Control Block (SCB), 517	rupt numbers, 430
SCB_SHCSR_SVCALLPENDED_Msk	SCT_CONFIG_16BIT_COUNTER
System Control Block (SCB), 517, 518	CHIP: LPC5411X State Configurable Timer driver,
SCB_SHCSR_SVCALLPENDED_Pos	310
System Control Block (SCB), 518	SCT CONFIG 32BIT COUNTER
SCB SHCSR SYSTICKACT Msk	CHIP: LPC5411X State Configurable Timer driver,
System Control Block (SCB), 518	310
SCB_SHCSR_SYSTICKACT_Pos	SCT_CONFIG_AUTOLIMIT_H
System Control Block (SCB), 518	CHIP: LPC5411X State Configurable Timer driver,
SCB SHCSR USGFAULTACT Msk	310
System Control Block (SCB), 518	SCT_CONFIG_AUTOLIMIT_L
SCB_SHCSR_USGFAULTACT_Pos	
System Control Block (SCB), 518	CHIP: LPC5411X State Configurable Timer driver,
SCB_SHCSR_USGFAULTENA_Msk	311
System Control Block (SCB), 518	SCT_CONFIG_AUTOLIMIT_U
SCB_SHCSR_USGFAULTENA_Pos	CHIP: LPC5411X State Configurable Timer driver,
System Control Block (SCB), 518	311
· · · · · · · · · · · · · · · · · · ·	SCT_CONFIG_CKSEL_FALLING_IN_0
SCB_SHCSR_USGFAULTPENDED_Msk	CHIP: LPC5411X State Configurable Timer driver,
System Control Block (SCB), 519	311
SCB_SHCSR_USGFAULTPENDED_Pos	SCT_CONFIG_CKSEL_FALLING_IN_1
System Control Block (SCB), 519	CHIP: LPC5411X State Configurable Timer driver,
SCB_Type, 634	311
ADR, 634	SCT CONFIG CKSEL FALLING IN 2
AFSR, 634	CHIP: LPC5411X State Configurable Timer driver,
AIRCR, 634	311
BFAR, 634	SCT_CONFIG_CKSEL_FALLING_IN_3
CCR, 635	CHIP: LPC5411X State Configurable Timer driver,
CFSR, 635	311
CPACR, 635	SCT_CONFIG_CKSEL_FALLING_IN_4
CPUID, 635	CHIP: LPC5411X State Configurable Timer driver,
DFR, 635	311
DFSR, 635	
HFSR, 635	SCT_CONFIG_CKSEL_FALLING_IN_5
ICSR, 635	CHIP: LPC5411X State Configurable Timer driver,
ISAR, 635	311
MMFAR, 636	SCT_CONFIG_CKSEL_FALLING_IN_6
MMFR, 636	CHIP: LPC5411X State Configurable Timer driver,
PFR, 636	311
RESERVED0, 636	SCT_CONFIG_CKSEL_FALLING_IN_7
RESERVED1, 636	CHIP: LPC5411X State Configurable Timer driver,
SCR, 636	311
SHCSR, 636	SCT_CONFIG_CKSEL_RISING_IN_0
SHP, 636	CHIP: LPC5411X State Configurable Timer driver,
VTOR, 636	311
SCB VTOR TBLOFF Msk	SCT_CONFIG_CKSEL_RISING_IN_1
System Control Block (SCB), 519	CHIP: LPC5411X State Configurable Timer driver,
SCB_VTOR_TBLOFF_Pos	311
	SCT_CONFIG_CKSEL_RISING_IN_2
System Control Block (SCB), 519	CHIP: LPC5411X State Configurable Timer driver,
SCKPol	312
I2S_AUDIO_FORMAT_T, 563	
SCR TO SOO	SCT_CONFIG_CKSEL_RISING_IN_3
SCB_Type, 636	CHIP: LPC5411X State Configurable Timer driver,
SCS_BASE	312
Core Definitions, 453	SCT_CONFIG_CKSEL_RISING_IN_4
SCT0_IRQn	CHIP: LPC5411X State Configurable Timer driver,
CHIP_5411X: LPC5411X M0 core peripheral inter-	312
rupt numbers, 428	SCT_CONFIG_CKSEL_RISING_IN_5

CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 312 SCT\_CONFIG\_CKSEL\_RISING\_IN\_6 SCT\_CTRL\_PRE\_L CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 SCT CONFIG CKSEL RISING IN 7 SCT CTRL STOP H CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 SCT CONFIG CLKMODE BUSCLK SCT\_CTRL\_STOP\_L CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 SCT CONFIG CLKMODE INCLK SCT EV CTRL COMBMODE AND CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, SCT CONFIG CLKMODE INEDGECLK SCT EV CTRL COMBMODE IO CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, SCT CONFIG CLKMODE PRESCALED SCT INP← SCT\_EV\_CTRL\_COMBMODE\_MATCH CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 312 SCT EV CTRL COMBMODE OR SCT\_CONFIG\_CLKMODE\_PRESCALED\_SYSCLK CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, SCT EV CTRL DIRECTION DOWN SCT CONFIG CLKMODE SCT INPUT CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, SCT\_EV\_CTRL\_DIRECTION\_INDEPENDENT SCT CONFIG CLKMODE SCTCLK CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 315 SCT EV CTRL DIRECTION UP SCT CONFIG CLKMODE SYSCLK CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, SCT\_EV\_CTRL\_HEVENT\_H SCT CONFIG NORELOADH CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 315 313 SCT\_EV\_CTRL\_HEVENT\_L SCT CONFIG NORELOADL U CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 313 SCT EV CTRL IOCOND FALL SCT CTRL BIDIR H CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 313 SCT\_EV\_CTRL\_IOCOND\_HIGH SCT CTRL BIDIR L CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 315 313 SCT EV CTRL IOCOND LOW SCT CTRL CLRCTR H CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 313 SCT EV CTRL IOCOND RISE SCT\_CTRL\_CLRCTR\_L CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 313 SCT\_EV\_CTRL\_IOSEL SCT CTRL HALT H CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 315 314 SCT\_EV\_CTRL\_MATCHMEM SCT CTRL HALT L CHIP: LPC5411X State Configurable Timer driver, CHIP: LPC5411X State Configurable Timer driver, 314 SCT\_CTRL\_PRE\_H SCT\_EV\_CTRL\_MATCHSEL

CHIP: LPC5411X State Configurable Timer driver, 315	CHIP: LPC5411X State Configurable Timer driver, 317
SCT_EV_CTRL_OUTSEL_INPUT	SCT_EVT_9
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
	SCT_IRQHandler
SCT_EV_CTRL_OUTSEL_OUTPUT	CHIP: LPC5411X M0 core Cortex CMSIS defini-
CHIP: LPC5411X State Configurable Timer driver,	
316	tions, 199
SCT_EV_CTRL_STATELD	CHIP: LPC5411X M4 core Cortex CMSIS defini-
CHIP: LPC5411X State Configurable Timer driver,	tions, 203
316	SCT_IRQn
SCT_EV_CTRL_STATEV	CHIP: LPC5411X M0 core Cortex CMSIS defini-
CHIP: LPC5411X State Configurable Timer driver,	tions, 199
316	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SCT_EVT_0	tions, 203
CHIP: LPC5411X State Configurable Timer driver,	SCT_MATCH_0
316	CHIP: LPC5411X State Configurable Timer driver,
SCT_EVT_1	317
CHIP: LPC5411X State Configurable Timer driver,	SCT_MATCH_1
316	CHIP: LPC5411X State Configurable Timer driver,
SCT_EVT_10	317
CHIP: LPC5411X State Configurable Timer driver,	SCT_MATCH_10
317	CHIP: LPC5411X State Configurable Timer driver,
SCT_EVT_11	317
CHIP: LPC5411X State Configurable Timer driver,	SCT_MATCH_11
317	CHIP: LPC5411X State Configurable Timer driver,
SCT_EVT_12	317
CHIP: LPC5411X State Configurable Timer driver,	SCT_MATCH_12
317	CHIP: LPC5411X State Configurable Timer driver,
SCT_EVT_13	317
	SCT_MATCH_13
CHIP: LPC5411X State Configurable Timer driver, 317	CHIP: LPC5411X State Configurable Timer driver,
	317
SCT_EVT_14	SCT_MATCH_14
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
317	317
SCT_EVT_15	SCT_MATCH_15
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
317	317
SCT_EVT_2	SCT_MATCH_2
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
316	317
SCT_EVT_3	SCT_MATCH_3
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
316	317
SCT_EVT_4	SCT_MATCH_4
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
316	317
SCT_EVT_5	SCT_MATCH_5
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
316	317
SCT_EVT_6	SCT_MATCH_6
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
317	317
SCT_EVT_7	SCT_MATCH_7
CHIP: LPC5411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver,
317	317
SCT EVT 8	SCT MATCH 8

SCT_MATCH_9 CHIP: LPCS411X State Configurable Timer driver,	CHIP: LPC5411X State Configurable Timer driver, 317	LPC_CRC_T, 574
CHIP: LPC5411X State Configurable Timer driver, 316		SEQ_CTRL  I.P.C. ADC. T. 571
SCT_RES_CLEAR_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_NOCHANGE CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_SET_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_SET_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X Enhanced boot block support, 148 SETPROTEIN CHIP: LPC5411X Enhanced boot block support, 148 SETPORTPIN CHIP: LPC5411X Enhanced boot block support, 149 SL_2C0 CHIP: LPC5411X Enhanced boot block support, 149 SL_2C1 CHIP: LPC5411X Enhanced boot block support, 149 SL_2C2 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI2 CHIP: LPC5411X		
CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_NOCHANGE CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_SET_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X Enhanced boot block support, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X Enhanced boot block support, 316  SCT_RES_TOGGL_TOGGLE_OUTPUT CHIP: LPCS411X Enhanced boot block support, 314  SCT_RES_TOGGL_TOGGL_TOGGLE_OUTPUT CHIP: LPCS411X Enhanced boot block support, 314  SCT_RES_TOGGL_TOGGL_TOGGLE_OUTPUT CHIP: LPCS411X Enhanced boot block support, 314  SCT_RES_TOGGL_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_TOGGLE_T		
SECA_RES_NOCHANGE CHIP: LPCS411X State Configurable Timer driver, 316 SCT_RES_SET_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316 SCASCB Core Definitions, 453 CCASCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCASCB), 520 SCASCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCASCB), 520 SCASCB_ACTLR_DISPCID_Msk System Controls not in SCB (SCASCB), 520 SCASCB_ACTLR_DISPCID_Msk System Controls not in SCB (SCASCB), 520 SCASCB_ACTLR_DISPCAL_Msk System Controls not in SCB (SCASCB), 521 SCASCB_ACTLR_DISMCVINT_Msk System Controls not in SCB (SCASCB), 521 SCASCB_ACTLR_DISMCVINT_Pos System Cont	SCT_RES_CLEAR_OUTPUT	SEQA_CTRL
SCT_RES_NOCHANGE CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_SET_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCRSCB_CORDE_OUTPUT CHIP: LPC5411X Enhanced boot block support, 148 SETTRIG LPC_DMA_COMMON_T, 578 SETVALID LPC_DMA_COMMON_T, 578 SCRSCB_CORDE_OUTPUT CHIP: LPC5411X Enhanced boot block support, 149 SL_SCD SCRSCB_ACTLR_DISSOPC_MSk System Controls not in SCB (SCRSCB), 521 SCRSCB_CORDE_OUTP_POS System Controls not in SCB (SCRSCB), 521 SCRSCB_CORDE_OUTP_NSk System Control	CHIP: LPC5411X State Configurable Timer driver,	
CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_SET_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316  SCASCB Core Definitions, 453  SCNSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPFOLD_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPFOLD_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPFOLD_Nes System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISPFOLD_Nes System Controls not in SCB (SCNSCB),		
316 CT_RES_SET_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 SCDSCB Core Definitions, 453 CNGSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPCOLD_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPCOLD_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPCA_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPCA_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPCA_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_TORMCM_TITLE TI		
SCT_RES_SET_OUTPUT CHIP: LPCS411X State Configurable Timer driver, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316  SCSCB Core Definitions, 453  SCnSCB ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCnSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SCNSCB_ACTLR_DISPCDLD_Pos System Controls not in SCB (SCnSCB), 520 SCNSCB_ACTLR_DISPCDLD_Pos System Controls not in SCB (SCnSCB), 520 SCNSCB_ACTLR_DISPCA_Msk System Controls not in SCB (SCnSCB), 520 SCNSCB_ACTLR_DISPCA_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_ACTLR_DISPCA_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_ACTLR_DISPCDP_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_ACTLR_DISPCDP_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_ACTLR_DISPCDP_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCNSCB_CTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_CTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCNSCB_Type, 637 ACTLR_G37 ICTR_637 ICTR_637 ICTR_637 RESERVED0, 637 SEC_AES_DMA_BUSY errorh, 707 SEC_SPERDAY rb_ut_c, 798 SCSPERDAY rb_ut_c, 798 SCSPERDAN rb_ut_c, 798 SCSPERDAN rb_ut_c, 798 SCSPERDAN rb_ut_c, 798 SCSPERMIN SCROED_COMMON_T, 578 SETPCBTIN LPC_DMA_COMMON_T, 578 SETPCBTIN LPC_DMA_COMMON_T, 578 SETPCBTIN CHIP: LPC5411X Enhanced boot block support, 149 SC_IDCD_TMA_COMMON_T, 578 SETPCBTIN LPC_DMA_COMMON_T, 578 SETPCBTIN CHIP: LPC5411X Enhanced boot block support, 149 SC_IDCD_TMA_COMMON_T, 578 SETPCBTIN LPC_DMA_COMMON_T, 578 SETPCBTIN CHIP: LPC5411X Enhanced boot block support, 149 SC_IDCD_TMA_COMMON_T, 578 SETPCBTIN LPC_DMA_COMMON_T, 578 SETPCBTIN CHIP: LPC5411X Enhanced boot block		_
CHIP: LPC5411X State Configurable Timer driver, 316  SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316  SCNSCB Core Definitions, 453 SCNSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Dos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPOLD_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPOLD_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPOCA_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPOCA_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Con		
316 SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316 Core Definitions, 453 SChSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISPOLD_Msk System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISPOLD_Pos System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISPFCA_Msk System Controls not in SCB (SCnSCB), 520 SChSCB_ACTLR_DISPFCA_Pos System Controls not in SCB (SCnSCB), 521 SChSCB_ACTLR_DISCOFP_Msk System Controls not in SCB (SCnSCB), 521 SChSCB_ACTLR_DISCOFP_Pos System Controls not in SCB (SCnSCB), 521 SChSCB_ACTLR_DISCOFP_Po		
SCT_RES_TOGGLE_OUTPUT CHIP: LPC5411X State Configurable Timer driver, 316  SCnSCB Core Definitions, 453  SCnSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMOYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_TTR_INTLINESNUM_Pos System Controls not in SCB		
CHIP: LPC5411X State Configurable Timer driver, 316  SCnSCB  SCnSCB Core Definitions, 453  SCnSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_CTTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_Type, 637 ACTLR_637 ICTR_637 RESERVEDO, 637  SCC_AES_NO_ERROR error.h, 707  SCCSPERDAY ric_ut.c, 799  SCCSPERHOUR rt_ut.c, 798  SCCSPERMIN rt_ut.c, 798  SCCSPERMIN rt_ut.c, 798  SLVADT  LPC_GPID_T, 582 LPC_SCT_T, 603  SETPORTPIN  CHIP: LPC5411X Enhanced boot block support, 149  SL_2ICC  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5	SCT_RES_TOGGLE_OUTPUT	
SCNSCB Core Definitions, 453 CACSEACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISPECULP Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCNSCB), 520 SCNSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISOOFP_Nsk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISOOFP_Nsk System Controls not in SCB (SCNSCB), 521 SCNSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ICTR_INTLINESNUM_Pos System Controls	CHIP: LPC5411X State Configurable Timer driver,	
Core Definitions, 453  SCASCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPEFWBUF_Pos System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPOLD_Msk System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPOLD_Pos System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPOLD_Pos System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPOA_Msk System Controls not in SCB (SCASCB), 520  SCASCB_ACTLR_DISPOA_Pos System Controls not in SCB (SCASCB), 521  SCASCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCASCB), 521  SCASCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCASCB), 521  SCASCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCASCB), 521  SCASCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCASCB), 521  SCASCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCASCB), 521  CHIP: LPC5411X Enhanced boot block support, 149  SL_IZCC	316	LPC_SCT_T, 603
SCnSCB_ACTLR_DISDEFWBUF_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISPECTUBLY_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOCA_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_Type, 637 ACTLR_637 ICTR, 637 ICTR, 637 RESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_BUSY error.h, 707 SCCSPERDAY rtc_ut.c, 798 SCCSPERHOUR rtc_ut.c, 798 SCCSPERHOUR rtc_ut.c, 798 SCCSPERMIN rtc_ut.c, 798 SCCSPERMIN rtc_ut.c, 798 SCCSPERMIN rtc_ut.c, 798 SCCSPERMIN rtc_ut.c, 798 SCLADTO SCTATALR_DISOOFP_Msk SCB_Type, 636 SHCSRCMSD, 520 SCR_Type, 636 SHCSCSCMMSD, 521 SCR_Type, 636 SHCSCSCMMSD, 521 SCB_Type, 636 SHCSCSCMMSD, 521 SCB_Type, 636 SHP SCB_Type, 636 SHCSCSCMMSD, 521 CPC_DMA_COMMON_T, 578 SECTICL_DISOOFP_POS SCB_CSCMSD, 520 SCB_Type, 636 SHP SCB_CYPE, 636 SHCSCSCMMSD, 521 CPC_DMA_COMMON_T, 578 SECTICL LPC_DMA_COMMON_T, 578 SECTICL LPC_DMA_COMMON_		SETPORTPIN
System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISPCA_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_Type, 637 ACTLR_637 ICTR_637 RESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_ECROR error.h, 707 SEC_SPERDAY rtc_ut.c, 798 SECSPERHOUR rtc_ut.c, 798 SECSPERHOUR rtc_ut.c, 798 SCNDDAT SECSPERMIN rtc_ut.c, 798 SCNDDAT SEC_SPERMIN rtc_ut.c, 798 SCNDDAT SEC_SPERMIN rtc_ut.c, 798 SCNDDAT SEC_AES_DRAM_BUSY CHIP: LPC5411x I2C driver, 415 SLVDAT		
SCnSCB_ACTLR_DISDEFWBUF_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_CTTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_Type, 636 SIENF LPC_PIN_INT_T, 593 SIENR LPC_PIN_INT_T, 593 SL_AUTO CHIP: LPC5411X Enhanced boot block support, 149 SL_ICCO CH		
System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_P	•	
SCnSCB_ACTLR_DISFOLD_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520 SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_CITR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB)		
System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SClipt LPC5411X Enhanced boot block support, 149  SL_IZC2  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL	•	
SCNSCB_ACTLR_DISFOLD_Pos System Controls not in SCB (SCnSCB), 520  SCNSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520  SCNSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISMOSPP_Msk System Controls not in SCB (SCnSCB), 521  SCNSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCNSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCNSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCNSCB_Type, 636  SHP  SCB_Type, 636  SIENR  LPC_PIN_INT_T, 593  SL=AUTO  CHIP: LPC5411X Enhanced boot block support, 149  SL_I2C0  CHIP: LPC5411X Enhanced boot block support, 149  SL_I2C1  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0		
System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFPCA_Msk System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SL_2C0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhance	•	
System Controls not in SCB (SCnSCB), 520  SCnSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_CTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos St_I2C2  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SCDEDATE CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LP		
SCNSCB_ACTLR_DISFPCA_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCNSCB), 521 SCNSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCNSCB), 521 SCNSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCNSCB), 521 CCNSCB_Type, 637 ACTLR, 637 ICTR, 637 RESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_BUSY SEC_AES_DMA_BUSY SEC_AES_DMA_BUSY SEC_AES_DMA_BUSY SEC_AES_NO_ERROR Geror.h, 707 SEC_SPERDAY rtc_utc, 797 SECSPERDAY rtc_utc, 798 SECSPERHIN rtc_utc, 798 SECSPERMIN rtc_utc, 798 SLVDAT  INDIT_T, 593 SIENR LPC_PIN_INT_T, 593 SLA_AUTO CHIP: LPC5411X Enhanced boot block support, 149 SL_I2C0 CHIP: LPC5411X Enhanced boot block support, 149 SL_I2C2 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_I2C2 CHIP: LPC5411X Enhanced boot block support, 149 SL_I2C1 CHIP: LPC5411X Enhanced boot block support	SCnSCB_ACTLR_DISFPCA_Msk	SCB_Type, 636
System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SL_I2C2  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_S	•	SIENF
SCnSCB_ACTLR_DISMCYCINT_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_Type, 637 ACTLR, 637 ICTR, 637 ICTR, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_NO_ERROR error.h, 707 SEC_AES_NO_ERROR error.h, 707 SEC_SPERDAY rtc_ut.c, 797 SCSPERHOUR rtc_ut.c, 798 SECSPERMIN rtc_ut.c, 798 SLVDAT  SLVDAT  SLVDAT  SLVDAT  SLVDAT		
System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411	•	
SCnSCB_ACTLR_DISMCYCINT_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC		
System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_IDTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_Type, 637 ACTLR, 637 ICTR, 637 ICTR, 637 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0 CHI		<del>-</del>
SCnSCB_ACTLR_DISOOFP_Msk System Controls not in SCB (SCnSCB), 521 CCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521 SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 CCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521 CCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521 CCnSCB_Type, 637 ACTLR, 637 ICTR, 637 ICTR, 637 RESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_NO_ERROR error.h, 707 SECSPERDAY rtc_ut.c, 797 SECSPERHOUR rtc_ut.c, 798 SECSPERMIN rtc_ut.c, 798 SLVADR SCHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support,		
System Controls not in SCB (SCnSCB), 521  SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_IDTR_INTLINESNUM_Pos SL_IZC2 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP:	•	
SCnSCB_ACTLR_DISOOFP_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_Type, 637 ACTLR, 637 ICTR, 637 ICTR, 637 SEC_AES_DMA_BUSY error.h, 707  SEC_AES_NO_ERROR error.h, 707  SEC_AES_NO_ERROR error.h, 707  SECSPERDAY rtc_ut.c, 797  SECSPERHOUR rtc_ut.c, 798  SECSPERMIN rtc_ut.c, 798  149  SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149  SLEEPCNT DWT_Type, 559 SLVADR CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVDAT		
SCnSCB_ICTR_INTLINESNUM_Msk System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_Type, 637 ACTLR, 637 ICTR, 637 ICTR, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_NO_ERROR error.h, 707 SECSPERDAY rtc_ut.c, 797 SECSPERHOUR rtc_ut.c, 798 SEC_SCRES_MIN rtc_ut.c, 798  CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI0 CHIP: LPC5411X Enhanced boot block support, 149 SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149 SLEEPCNT CHIP: LPC5411X Enhanced boot block support, 149 SLEEPCNT SLEEPCNT DWT_Type, 559 SLVADR CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVDAT		
System Controls not in SCB (SCnSCB), 521  SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  SCnSCB_Type, 637 ACTLR, 637 ICTR, 637 SESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_NO_ERROR error.h, 707 SECSPERDAY rtc_ut.c, 797 SECSPERHOUR rtc_ut.c, 798 SECSPERMIN rtc_ut.c, 798 SLSPID 149 SL_SPID CHIP: LPC5411X Enhanced boot block support, 149 SL_SPII CHIP: LPC5411X Enhanced boot block support, 149 SLEEPCNT SLEEPCNT SLEEPCNT SLEEPCNT CHIP: LPC5411X Enhanced boot block support, 149 SLEEPCNT SLEEPCNT SLEEPCNT SLEEPCNT CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415	System Controls not in SCB (SCnSCB), 521	SL_I2C1
SCnSCB_ICTR_INTLINESNUM_Pos System Controls not in SCB (SCnSCB), 521  CHIP: LPC5411X Enhanced boot block support, 149  ACTLR, 637 ICTR, 637 RESERVEDO, 637  SEC_AES_DMA_BUSY error.h, 707  SEC_AES_NO_ERROR error.h, 707  SECSPERDAY rtc_ut.c, 797  SECSPERHOUR rtc_ut.c, 798  SECSPERMIN rtc_ut.c, 798  SL_IZC2  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI0  CHIP: LPC5411X Enhanced boot block support, 149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support, 149  SLEEPCNT  SUVADR CHIP: LPC5411X Enhanced boot block support, 149  SLEEPCNT  SUVADR CHIP: LPC5411X I2C driver, 415  SLVCTL CHIP: LPC5411X I2C driver, 415  SLVCTL CHIP: LPC5411X I2C driver, 415  SLVDAT		CHIP: LPC5411X Enhanced boot block support,
System Controls not in SCB (SCnSCB), 521  CHIP: LPC5411X Enhanced boot block support,  149  ACTLR, 637  ICTR, 637  RESERVEDO, 637  SEC_AES_DMA_BUSY error.h, 707  SEC_AES_NO_ERROR error.h, 707  SECSPERDAY rtc_ut.c, 797  SECSPERHOUR rtc_ut.c, 798  SECSPERMIN rtc_ut.c, 798  CHIP: LPC5411X Enhanced boot block support,  149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support,  149  SLEEPCNT  SLEEPCNT  DWT_Type, 559  SLVADR CHIP: LPC5411x I2C driver, 415  SLVCTL CHIP: LPC5411x I2C driver, 415  SLVCTL CHIP: LPC5411x I2C driver, 415	•	
SCnSCB_Type, 637       149         ACTLR, 637       SL_SPI0         ICTR, 637       CHIP: LPC5411X Enhanced boot block support, 149         SEC_AES_DMA_BUSY error.h, 707       SL_SPI1 CHIP: LPC5411X Enhanced boot block support, 149         SEC_AES_NO_ERROR error.h, 707       SLEEPCNT SLEEPCNT         SECSPERDAY DWT_Type, 559       SLVADR         SECSPERHOUR rtc_ut.c, 797       SLVADR         SECSPERHOUR CHIP: LPC5411x I2C driver, 415       SLVCTL         SECSPERMIN CHIP: LPC5411x I2C driver, 415       SLVCTL         SECSPERMIN CHIP: LPC5411x I2C driver, 415       SLVDAT		
ACTLR, 637 ICTR, 637 CHIP: LPC5411X Enhanced boot block support, RESERVEDO, 637 SEC_AES_DMA_BUSY error.h, 707 CHIP: LPC5411X Enhanced boot block support, CHIP: LPC5411X Enhanced boot block support, SEC_AES_NO_ERROR error.h, 707 SECSPERDAY ortc_ut.c, 797 SECSPERHOUR rtc_ut.c, 798 SECSPERMIN rtc_ut.c, 798 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL SECSPERMIN CHIP: LPC5411x I2C driver, 415	•	
ICTR, 637 RESERVED0, 637 CHIP: LPC5411X Enhanced boot block support, 149 SEC_AES_DMA_BUSY error.h, 707 SEC_AES_NO_ERROR error.h, 707 SECSPERDAY rtc_ut.c, 797 SECSPERHOUR rtc_ut.c, 798 SECSPERMIN rtc_ut.c, 798 CHIP: LPC5411X Enhanced boot block support, 149 SLEEPCNT SLEEPCNT DWT_Type, 559 SLVADR CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL CHIP: LPC5411x I2C driver, 415 SLVCTL SECSPERMIN CHIP: LPC5411x I2C driver, 415	— • • ·	
RESERVEDO, 637  SEC_AES_DMA_BUSY error.h, 707  SEC_AES_NO_ERROR error.h, 707  SECSPERDAY rtc_ut.c, 797  SECSPERHOUR rtc_ut.c, 798  SECSPERMIN rtc_ut.c, 798  149  SL_SPI1  CHIP: LPC5411X Enhanced boot block support, 149  SLEEPCNT  SLEEPCNT  DWT_Type, 559  SLVADR CHIP: LPC5411x I2C driver, 415  SLVCTL CHIP: LPC5411x I2C driver, 415  SLVCTL CHIP: LPC5411x I2C driver, 415  SLVCTL SLVDAT		
SEC_AES_DMA_BUSY error.h, 707  SEC_AES_NO_ERROR error.h, 707  SECSPERDAY rtc_ut.c, 797  SECSPERHOUR rtc_ut.c, 798  SECSPERMIN rtc_ut.c, 798  SLVADR  SLVCTL  CHIP: LPC5411x I2C driver, 415  SLVCTL  CHIP: LPC5411x I2C driver, 415  SLVCTL  CHIP: LPC5411x I2C driver, 415  SLVCTL  SUVDAT		• •
error.h, 707  CHIP: LPC5411X Enhanced boot block support,  149  error.h, 707  SECSPERDAY  rtc_ut.c, 797  SECSPERHOUR  rtc_ut.c, 798  SECSPERMIN  rtc_ut.c, 798  CHIP: LPC5411x Enhanced boot block support,  149  SLEEPCNT  DWT_Type, 559  SLVADR  CHIP: LPC5411x I2C driver, 415  SLVCTL  CHIP: LPC5411x I2C driver, 415  SLVCTL  CHIP: LPC5411x I2C driver, 415  SLVCTL  SUVDAT		
error.h, 707  SECSPERDAY		
SECSPERDAY         DWT_Type, 559           rtc_ut.c, 797         SLVADR           SECSPERHOUR         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVCTL           SECSPERMIN         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVDAT	SEC_AES_NO_ERROR	149
rtc_ut.c, 797         SLVADR           SECSPERHOUR         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVCTL           SECSPERMIN         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVDAT		
SECSPERHOUR         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVCTL           SECSPERMIN         CHIP: LPC5411x I2C driver, 415           rtc_ut.c, 798         SLVDAT		
rtc_ut.c, 798         SLVCTL           SECSPERMIN rtc_ut.c, 798         CHIP: LPC5411x I2C driver, 415           SLVDAT         SLVDAT		
SECSPERMIN CHIP: LPC5411x I2C driver, 415 rtc_ut.c, 798 SLVDAT		
rtc_ut.c, 798 SLVDAT		
<i>= '</i>		

SLVQUAL0	CHIP: LPC5411X SPI driver, 273
CHIP: LPC5411x I2C driver, 415	SPI_DLY_POST_DELAY
SPI_CFG_BITMASK	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 272	SPI_DLY_PRE_DELAY
SPI_CFG_CPHA_FIRST	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 272	SPI_DLY_TRANSFER_DELAY
SPI_CFG_CPHA_SECOND	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 272	SPI_FIFO_DEPTH
SPI_CFG_CPOL_HI	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 272	SPI_FIFOCFG_DMARX
SPI_CFG_CPOL_LO	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 272	SPI_FIFOCFG_DMATX
SPI_CFG_LBM_EN	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 273	SPI_FIFOCFG_EMPTYRX
SPI_CFG_LSB_FIRST_EN	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 273	SPI_FIFOCFG_EMPTYTX
SPI_CFG_MASTER_EN	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 273	SPI FIFOCFG ENABLERX
SPI_CFG_MSB_FIRST_EN	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 273	SPI_FIFOCFG_ENABLETX
SPI_CFG_SLAVE_EN	CHIP: LPC5411X SPI driver, 274
CHIP: LPC5411X SPI driver, 273	SPI_FIFOCFG_WAKERX
SPI_CFG_SPI_EN	CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273	SPI_FIFOCFG_WAKETX
SPI_CFG_SPOL_HI	CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273	SPI_FIFOINT_BITMASK
SPI_CFG_SPOL_LO	CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273	SPI_FIFOINT_PERINT
SPI_CFG_SPOLNUM_HI	CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273	SPI_FIFOINT_RXERR
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637 IsbFirst, 638	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637 IsbFirst, 638 master, 638	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637 IsbFirst, 638 master, 638 mode, 638	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637 IsbFirst, 638 master, 638 mode, 638 reserved, 638	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273 SPI_CFGSETUP_T, 637 IsbFirst, 638 master, 638 mode, 638	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 275
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERL
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL SPI_FIFOSTAT_RXLVL
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXENPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXLVL CHIP: LPC5411X SPI driver, 276
CHIP: LPC5411X SPI driver, 273  SPI_CFGSETUP_T, 637	SPI_FIFOINT_RXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_RXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXERR CHIP: LPC5411X SPI driver, 275 SPI_FIFOINT_TXLVL CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_BITMASK CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_PERINT CHIP: LPC5411X SPI driver, 275 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXFULL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXLVL CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_RXNOTEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXEMPTY CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276 SPI_FIFOSTAT_TXERR CHIP: LPC5411X SPI driver, 276

CHIP: LPC5411X SPI driver, 276	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_RXLVL	SPI_TXDAT_EOF
CHIP: LPC5411X SPI driver, 276	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_RXLVL_DEFAULT	SPI_TXDAT_EOT
CHIP: LPC5411X SPI driver, 276	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_RXLVLENA	SPI_TXDAT_FLEN
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_TXLVL	SPI_TXDAT_FLENMASK
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_TXLVL_DEFAULT	SPI_TXDAT_RXIGNORE
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI driver, 279
SPI_FIFOTRIG_TXLVLENA	SPI_XFER_STATE_BUSY
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI master driver, 295
SPI_INT_BITMASK	SPI_XFER_STATE_DONE
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI master driver, 295
SPI_INT_MSTIDLE	SPI_XFER_STATE_ERROR
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI master driver, 295
SPI_INT_SSAEN	SPI_XFER_STATE_IDLE
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI master driver, 295
SPI_INT_SSDEN	SPI_XFER_STATE_STALL
CHIP: LPC5411X SPI driver, 277	CHIP: LPC5411X SPI master driver, 295
SPI_RXDAT_BITMASK	SPIFI_IRQn
CHIP: LPC5411X SPI driver, 277	CHIP_5411X: LPC5411X M4 core peripheral inter-
SPI_RXDAT_DATA	rupt numbers, 431
CHIP: LPC5411X SPI driver, 277	SPIFICLKDIV
SPI_RXDAT_RXSSELN	LPC_SYSCON_T, 616
CHIP: LPC5411X SPI driver, 278	SPIFICLKSEL
SPI_RXDAT_RXSSELN_ACTIVE	LPC_SYSCON_T, 616
CHIP: LPC5411X SPI driver, 278	SPIM_DELAY_CONFIG_T, 638
SPI_RXDAT_SOT	FrameDelay, 639
CHIP: LPC5411X SPI driver, 278	PostDelay, 639
SPI_STAT_BITMASK	PreDelay, 639
CHIP: LPC5411X SPI driver, 278	TransferDelay, 639
SPI_STAT_EOT	SPIM_EVENT_DONE
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_STAT_MSTIDLE	SPIM_EVENT_ERROR
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_STAT_SSA	SPIM_EVENT_ERRORRX
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_STAT_SSD	SPIM_EVENT_ERRORTX
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_STAT_STALLED	SPIM_EVENT_T
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_ASSERT_SSEL	SPIM_EVENT_WAIT
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_ASSERTNUM_SSEL	SPIM_XFER_OPT_DMA
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_BITMASK	SPIM_XFER_OPT_FRAME_ASSERT
CHIP: LPC5411X SPI driver, 278	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_CTRLMASK	SPIM_XFER_OPT_FRAME_DLY
CHIP: LPC5411X SPI driver, 279	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_DATA	SPIM_XFER_STATE_T
CHIP: LPC5411X SPI driver, 279	CHIP: LPC5411X SPI master driver, 295
SPI_TXDAT_DEASSERT_ALL	SPIM_XFER_T, 639
CHIP: LPC5411X SPI driver, 279	dataWidth, 640
SPI_TXDAT_DEASSERT_SSEL	eventCB, 640
CHIP: LPC5411X SPI driver, 279	option, 640
SPI_TXDAT_DEASSERTNUM_SSEL	rxCount, 640

rxData, 640	CHIP: LPC5411X PLL Driver, 228
rxIndex, 640	SS_MF_512
sselNum, 640	CHIP: LPC5411X PLL Driver, 228
state, 640	SS_MF_64
txCount, 640	CHIP: LPC5411X PLL Driver, 228
txData, 641	SS MODWVCTRL T
txIndex, 641	CHIP: LPC5411X PLL Driver, 227
usrData, 641	SS_MR_K0
SPIS_EVENT_DONE	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS MR K1
SPIS_EVENT_ERRORRX	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS_MR_K1_5
SPIS_EVENT_ERRORTX	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS MR K2
SPIS_EVENT_SASSERT	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS_MR_K3
SPIS_EVENT_SDEASSERT	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS_MR_K4
SPIS_EVENT_T	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS_MR_K6
SPIS_EVENT_THRESHOLD	CHIP: LPC5411X PLL Driver, 228
CHIP: LPC5411X SPI slave driver, 300	SS_MR_K8
SPIS_XFER_T, 641	CHIP: LPC5411X PLL Driver, 228
dataWidth, 642	SS_PROGMODDP_T
eventCB, 642	CHIP: LPC5411X PLL Driver, 227
rxCount, 642	SS_PROGMODFM_T
rxData, 642	CHIP: LPC5411X PLL Driver, 228
rxIndex, 642	SSPSR
ss_count, 642	TPI_Type, 647
ss_state, 642	START_H
sselNum, 642	LPC_SCT_T, 603
thresCount, 642	START_L
txCount, 642	LPC_SCT_T, 603
txData, 643	STARTERP
txIndex, 643	LPC_SYSCON_T, 617
SPPR	STARTERPCLR
TPI_Type, 647	LPC_SYSCON_T, 617
SPSEL	STARTERPSET
CONTROL_Type, 552	LPC_SYSCON_T, 617
SRAMBASE	STARTUP
LPC_DMA_T, 580	LPC_ADC_T, 572
SS_MC_MAXC	STAT
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411x I2C driver, 416
SS_MC_NOC	LPC_I2S_T, 586
CHIP: LPC5411X PLL Driver, 227	LPC_MRT_CH_T, 590
SS MC RECC	LPC_SPI_T, 606
CHIP: LPC5411X PLL Driver, 227	LPC_USART_T, 623
SS MF 128	STATE
CHIP: LPC5411X PLL Driver, 228	LPC_SCT_T, 603
SS MF 16	STATE H
CHIP: LPC5411X PLL Driver, 228	LPC_SCT_T, 603
SS MF 24	STATE L
CHIP: LPC5411X PLL Driver, 228	LPC_SCT_T, 603
SS MF 256	STATIC
CHIP: LPC5411X PLL Driver, 228	LPC Public Macros, 475
SS_MF_32	STATUS
CHIP: LPC5411X PLL Driver, 228	LPC_UTICK_T, 624
SS MF 384	STEREO SIDE T
OO_IVII _00 <del>1</del>	OTETIEO_OIDE_T

CHIP: LPC5411X DMIC driver, 138	CHIP: LPC5411X Clock Driver, 78
STIR	SYSCON_CLKOUTSRC_FRO12MHZ
NVIC_Type, 627	CHIP: LPC5411X Clock Driver, 78
STOP_H	SYSCON_CLKOUTSRC_FROHF
	CHIP: LPC5411X Clock Driver, 78
STOP_L	SYSCON_CLKOUTSRC_MAINCLK
 LPC_SCT_T, 603	CHIP: LPC5411X Clock Driver, 78
SUCCESS	SYSCON_CLKOUTSRC_PLL
LPC Public Types, 480	CHIP: LPC5411X Clock Driver, 78
SUM	SYSCON_CLKOUTSRC_RTC
LPC_CRC_T, 574	CHIP: LPC5411X Clock Driver, 78
SVC_Handler	SYSCON_CLKOUTSRC_WDTOSC
cr_startup_lpc5411x-m0.c, 806	CHIP: LPC5411X Clock Driver, 78
cr_startup_lpc5411x.c, 808	SYSCON_CLOCK_ADC0
SVCall_IRQn	CHIP: LPC5411X Clock Driver, 79
CHIP_5411X: LPC5411X M0 core peripheral inter-	SYSCON_CLOCK_CRC
rupt numbers, 428	CHIP: LPC5411X Clock Driver, 79
CHIP_5411X: LPC5411X M4 core peripheral inter-	SYSCON CLOCK DMA
	CHIP: LPC5411X Clock Driver, 79
rupt numbers, 430 SYS PLL BANDSEL	
	SYSCON_CLOCK_DMIC
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_BYPASS	SYSCON_CLOCK_FLASH
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_BYPASSCCODIV2	SYSCON_CLOCK_FLEXCOMM0
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_DIRECTI	SYSCON_CLOCK_FLEXCOMM1
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_DIRECTO	SYSCON_CLOCK_FLEXCOMM2
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_SELI	SYSCON_CLOCK_FLEXCOMM3
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_SELP	SYSCON_CLOCK_FLEXCOMM4
pll_5411x.c, 792	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_SELR	SYSCON_CLOCK_FLEXCOMM5
pll_5411x.c, 793	CHIP: LPC5411X Clock Driver, 79
SYS_PLL_UPLIMOFF	SYSCON_CLOCK_FLEXCOMM6
pll_5411x.c, 793	CHIP: LPC5411X Clock Driver, 79
SYSCON_ADCCLKSELSRC_FROHF	SYSCON_CLOCK_FLEXCOMM7
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON_ADCCLKSELSRC_MAINCLK	SYSCON_CLOCK_FMC
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON_ADCCLKSELSRC_SYSPLLOUT	SYSCON_CLOCK_GINT
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON_ASYNC_FRO12MHZ	SYSCON_CLOCK_GPIO0
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON_ASYNC_MAINCLK	SYSCON_CLOCK_GPIO1
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON_AUTOCGOR_MASK	SYSCON CLOCK INPUTMUX
CHIP: LPC5411X System and Control Driver, 326	CHIP: LPC5411X Clock Driver, 79
SYSCON_AUTOCGOR_RAM0X	SYSCON_CLOCK_IOCON
CHIP: LPC5411X System and Control Driver, 326	CHIP: LPC5411X Clock Driver, 79
SYSCON_AUTOCGOR_RAM1	SYSCON_CLOCK_MAILBOX
CHIP: LPC5411X System and Control Driver, 327	CHIP: LPC5411X Clock Driver, 79
SYSCON_AUTOCGOR_RAM2	SYSCON_CLOCK_MRT
CHIP: LPC5411X System and Control Driver, 327	CHIP: LPC5411X Clock Driver, 79
SYSCON_CLKOUTSRC_CLKIN	SYSCON_CLOCK_PINT
CHIP: LPC5411X Clock Driver, 78	CHIP: LPC5411X Clock Driver, 79
SYSCON CLKOUTSRC DISABLED	SYSCON CLOCK ROM

CHID: I DCE411V Clock Driver, 70	CHID: I DCE411V Clock Driver 90
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON_CLOCK_RTC	SYSCON_FRGCLKSRC_FRO12MHZ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON_CLOCK_SCT0	SYSCON_FRGCLKSRC_FROHF
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON CLOCK SPIFI	SYSCON_FRGCLKSRC_MAINCLK
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON_CLOCK_SRAM1	SYSCON_FRGCLKSRC_NONE
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON_CLOCK_SRAM2	SYSCON_FRGCLKSRC_PLL
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 80
SYSCON_CLOCK_SRAMX	SYSCON_FRO12MHZ_FREQ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 77
SYSCON_CLOCK_TIMER0	SYSCON_FRO48MHZ_FREQ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 77
SYSCON_CLOCK_TIMER1	SYSCON_FRO96MHZ_FREQ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X Clock Driver, 77
SYSCON_CLOCK_TIMER2	SYSCON_FROCTRL_HSPDCLK
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_CLOCK_TIMER3	SYSCON_FROCTRL_MASK
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_CLOCK_TIMER4	SYSCON_FROCTRL_SEL96MHZ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_CLOCK_USB	SYSCON_FROCTRL_USBCLKADJ
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_CLOCK_UTICK	SYSCON_FROCTRL_USBMODCHG
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_CLOCK_WWDT	SYSCON_FROCTRL_WRTRIM
CHIP: LPC5411X Clock Driver, 79	CHIP: LPC5411X System and Control Driver, 327
SYSCON_FLASH_1CYCLE	SYSCON_MAIN_A_CLKSRC_FRO12MHZ
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_2CYCLE	SYSCON_MAIN_A_CLKSRCA_CLKIN
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_3CYCLE	SYSCON_MAIN_A_CLKSRCA_FROHF
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_4CYCLE	SYSCON_MAIN_A_CLKSRCA_WDTOSC
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON FLASH 5CYCLE	SYSCON_MAIN_B_CLKSRC_MAINCLKSELA
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_6CYCLE	SYSCON_MAIN_B_CLKSRC_PLL
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_7CYCLE	SYSCON_MAIN_B_CLKSRC_RTC
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 80
SYSCON_FLASH_8CYCLE	SYSCON_MAINCLKSRC_CLKIN
CHIP: LPC5411X System and Control Driver, 333	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLASHTIM_T	SYSCON_MAINCLKSRC_FRO12MHZ
CHIP: LPC5411X System and Control Driver, 332	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_FRG	SYSCON_MAINCLKSRC_FROHF
CHIP: LPC5411X Clock Driver, 80	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_FRO12MHZ	SYSCON_MAINCLKSRC_PLLOUT
CHIP: LPC5411X Clock Driver, 80	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_FROHF	SYSCON_MAINCLKSRC_RTC
CHIP: LPC5411X Clock Driver, 80	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_MCLK	SYSCON_MAINCLKSRC_WDTOSC
CHIP: LPC5411X Clock Driver, 80	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_NONE	SYSCON_MCLKSRC_DISABLED
CHIP: LPC5411X Clock Driver, 80	CHIP: LPC5411X Clock Driver, 81
SYSCON_FLEXCOMMCLKSELSRC_PLL	SYSCON_MCLKSRC_FROHF

CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X System and Control Driver, 330
SYSCON_MCLKSRC_MCLKIN	SYSCON_RST_EXTRST
CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X System and Control Driver, 330
SYSCON_MCLKSRC_PLL	SYSCON_RST_POR
CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X System and Control Driver, 330
SYSCON_NMISRC_M0_ENABLE	SYSCON_RST_SYSRST
CHIP: LPC5411X System and Control Driver, 327	CHIP: LPC5411X System and Control Driver, 330
SYSCON_NMISRC_M4_ENABLE	SYSCON_RST_WDT
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 330
SYSCON_PDRUNCFG_LP_VDDFLASH	SYSCON_RTC_FREQ
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X Clock Driver, 77
SYSCON_PDRUNCFG_PD_ADC0	SYSCON_STARTER_ADC0_SEQA
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_BOD_INTR	SYSCON_STARTER_ADC0_SEQB
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_BOD_RST	SYSCON_STARTER_ADC0_THCMP
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_FLASH	SYSCON_STARTER_DMA
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_FRO	SYSCON_STARTER_DMIC
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_ROM	SYSCON_STARTER_FLEXCOMM0
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_SRAM0	SYSCON_STARTER_FLEXCOMM1
CHIP: LPC5411X System and Control Driver, 328	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_SRAM1	SYSCON_STARTER_FLEXCOMM2
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_SRAM2	SYSCON_STARTER_FLEXCOMM3
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_SRAMX	SYSCON_STARTER_FLEXCOMM4
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_SYS_PLL	SYSCON_STARTER_FLEXCOMM5
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_TS	SYSCON_STARTER_FLEXCOMM6
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_USB_PHY	SYSCON_STARTER_FLEXCOMM7
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_VDDA_ENA	SYSCON_STARTER_GINT0
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_VDDFLASH	SYSCON_STARTER_GINT1
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_VDDHV_ENA	SYSCON_STARTER_HWVAD
CHIP: LPC5411X System and Control Driver, 329	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_VREFP	SYSCON_STARTER_MAILBOX
CHIP: LPC5411X System and Control Driver, 330	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PDRUNCFG_PD_WDT_OSC	SYSCON_STARTER_MRT
CHIP: LPC5411X System and Control Driver, 330	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PLLCLKSRC_CLKIN	SYSCON_STARTER_PINT0
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PLLCLKSRC_DISABLED	SYSCON_STARTER_PINT1
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PLLCLKSRC_FRO12MHZ	SYSCON_STARTER_PINT2
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PLLCLKSRC_RTC	SYSCON_STARTER_PINT3
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411X System and Control Driver, 332
SYSCON_PLLCLKSRC_WDT	SYSCON_STARTER_PINT4
CHIP: LPC5411X PLL Driver, 227	CHIP: LPC5411X System and Control Driver, 332
SYSCON_RST_BOD	SYSCON_STARTER_PINT5

CHIP: LPC5411X System and Control Driver, 332	SYSCON_SYSPLLCTRL_SELR_M
SYSCON_STARTER_PINT6	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	SYSCON_SYSPLLCTRL_SELR_P
SYSCON_STARTER_PINT7	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	SYSCON_SYSPLLCTRL_UPLIMOFF
SYSCON_STARTER_RESERVED0	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	SYSCON_SYSPLLCTRL_UPLIMOFF_P
SYSCON_STARTER_RTC	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	SYSCON_SYSPLLSTAT_LOCK
SYSCON_STARTER_SCT0	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	• —
	SYSCON_SYSPLLSTAT_LOCK_P
SYSCON_STARTER_TIMERO	pll_5411x.c, 794
CHIP: LPC5411X System and Control Driver, 332	SYSCON_USBCLKSRC_DISABLED
SYSCON_STARTER_TIMER1	CHIP: LPC5411X Clock Driver, 81
CHIP: LPC5411X System and Control Driver, 332	SYSCON_USBCLKSRC_FROHF
SYSCON_STARTER_TIMER2	CHIP: LPC5411X Clock Driver, 81
CHIP: LPC5411X System and Control Driver, 332	SYSCON_USBCLKSRC_PLL
SYSCON_STARTER_TIMER3	CHIP: LPC5411X Clock Driver, 81
CHIP: LPC5411X System and Control Driver, 332	SYSCON_WDTOSC_FREQ
SYSCON_STARTER_TIMER4	CHIP: LPC5411X Clock Driver, 78
CHIP: LPC5411X System and Control Driver, 332	SYSMEMREMAP
SYSCON_STARTER_USB	LPC_SYSCON_T, 617
CHIP: LPC5411X System and Control Driver, 332	SYSPLLCLKSEL
SYSCON_STARTER_USBNEEDCLK	LPC_SYSCON_T, 617
CHIP: LPC5411X System and Control Driver, 332	SYSPLLCTRL
SYSCON_STARTER_UTICK	LPC_SYSCON_T, 617
CHIP: LPC5411X System and Control Driver, 332	PLL_SETUP_T, 631
SYSCON_STARTER_WWDT_BOD	SYSPLLNDEC
CHIP: LPC5411X System and Control Driver, 332	LPC_SYSCON_T, 617
SYSCON_SYSPLLCTRL_BANDSEL_SSCGREG_N	PLL_SETUP_T, 632
pll_5411x.c, 793	SYSPLLPDEC
SYSCON_SYSPLLCTRL_BANDSEL_SSCGREG_N↔	LPC_SYSCON_T, 617
P	PLL_SETUP_T, 632
_i pll_5411x.c, 793	SYSPLLSSCTRL
SYSCON_SYSPLLCTRL_BYPASS	LPC_SYSCON_T, 617
pll_5411x.c, 793	PLL_SETUP_T, 632
SYSCON_SYSPLLCTRL_BYPASS_FBDIV2	SYSPLLSTAT
	LPC_SYSCON_T, 618
pll_5411x.c, 793 SYSCON_SYSPLLCTRL_BYPASS_FBDIV2_P	SYSRSTSTAT
pll_5411x.c, 793	LPC_SYSCON_T, 618
SYSCON_SYSPLLCTRL_BYPASS_P	SYSTCKCAL
pll_5411x.c, 793	LPC_SYSCON_T, 618
SYSCON_SYSPLLCTRL_DIRECTI	SYSTICKCLKDIV
pll_5411x.c, 793	LPC_SYSCON_T, 618
SYSCON_SYSPLLCTRL_DIRECTI_P	SetState
pll_5411x.c, 793	LPC Public Types, 479
SYSCON_SYSPLLCTRL_DIRECTO	setupFlashClocks
pll_5411x.c, 793	sysinit_5411x.c, 802
SYSCON_SYSPLLCTRL_DIRECTO_P	side
pll_5411x.c, 794	CHIP: LPC5411X DMIC driver, 146
SYSCON_SYSPLLCTRL_SELI_M	slaveAddr
pll_5411x.c, 794	I2CM_XFER_T, 560
SYSCON_SYSPLLCTRL_SELI_P	slaveDone
pll_5411x.c, 794	I2CS_XFER_T, 561
SYSCON_SYSPLLCTRL_SELP_M	slaveRecv
pll_5411x.c, 794	I2CS_XFER_T, 561
SYSCON_SYSPLLCTRL_SELP_P	slaveSend
pll_5411x.c, 794	I2CS_XFER_T, 561

slaveStart	CHIP: Stopwatch primitives., 426
I2CS_XFER_T, 561	StopWatch_TicksToUs
source	CHIP: Stopwatch primitives., 426
DMA_CHDESC_T, 554	StopWatch_UsToTicks
spim_5411x.c	CHIP: Stopwatch primitives., 426
get_tx_data, 799	stopwatch_5411x.c
put_rx_data, 799	LPC_TIMER32_1, 801
spim_do_txrx, 800	ticksPerMs, 801
spim_get_xfercfg, 800	ticksPerSecond, 801
spim_do_txrx	ticksPerUs, 801
spim_5411x.c, 800	Supported toolchains in LPCOpen, 496
spim_get_xfercfg	SysTick
spim_5411x.c, 800	Core Definitions, 453
spis_5411x.c	SysTick Functions, 497
get_tx_data, 800	SysTick_Config, 497
put_rx_data, 800	SysTick_BASE
spis_do_txrx, 800	Core Definitions, 453
spis_do_txrx	SysTick_CALIB_NOREF_Msk
spis_5411x.c, 800	System Tick Timer (SysTick), 523
src increment	SysTick_CALIB_NOREF_Pos
CHIP: LPC5411X DMA Service driver, 132	System Tick Timer (SysTick), 523
ss_count	SysTick CALIB SKEW Msk
SPIS_XFER_T, 642	• – – –
	System Tick Timer (SysTick), 523
SS_MC	SysTick_CALIB_SKEW_Pos
PLL_CONFIG_T, 630	System Tick Timer (SysTick), 523
ss_mf	SysTick_CALIB_TENMS_Msk
PLL_CONFIG_T, 630	System Tick Timer (SysTick), 523
ss_mr	SysTick_CALIB_TENMS_Pos
PLL_CONFIG_T, 631	System Tick Timer (SysTick), 524
ss_state	SysTick_CTRL_CLKSOURCE_Msk
SPIS_XFER_T, 642	System Tick Timer (SysTick), 524
sselNum	SysTick_CTRL_CLKSOURCE_Pos
SPIM_XFER_T, 640	System Tick Timer (SysTick), 524
SPIS_XFER_T, 642	SysTick_CTRL_COUNTFLAG_Msk
state	System Tick Timer (SysTick), 524
SPIM_XFER_T, 640	SysTick CTRL COUNTFLAG Pos
Status	System Tick Timer (SysTick), 524, 525
LPC Public Types, 480	SysTick_CTRL_ENABLE_Msk
	System Tick Timer (SysTick), 525
status	
I2CM_XFER_T, 560	SysTick_CTRL_ENABLE_Pos
Status and Control Registers, 495	System Tick Timer (SysTick), 525
StopWatch_DelayMs	SysTick_CTRL_TICKINT_Msk
CHIP: Stopwatch primitives., 424	System Tick Timer (SysTick), 525
StopWatch_DelayTicks	SysTick_CTRL_TICKINT_Pos
CHIP: Stopwatch primitives., 424	System Tick Timer (SysTick), 525
StopWatch_DelayUs	SysTick_Config
CHIP: Stopwatch primitives., 425	SysTick Functions, 497
StopWatch_Elapsed	SysTick_Handler
CHIP: Stopwatch primitives., 425	cr_startup_lpc5411x-m0.c, 806
StopWatch_Init	cr_startup_lpc5411x.c, 808
CHIP: Stopwatch primitives., 425	SysTick_IRQn
StopWatch_MsToTicks	CHIP_5411X: LPC5411X M0 core peripheral inter
CHIP: Stopwatch primitives., 425	rupt numbers, 428
StopWatch_Start	CHIP_5411X: LPC5411X M4 core peripheral inter
CHIP: Stopwatch primitives., 426	rupt numbers, 430
·	•
StopWatch_TicksPerSecond	SysTick_LOAD_RELOAD_Msk
CHIP: Stopwatch primitives., 426	System Tick Timer (SysTick), 526
StopWatch_TicksToMs	SysTick_LOAD_RELOAD_Pos

System Tick Timer (SysTick), 526	SCB_DFSR_BKPT_Pos, 508
SysTick_Type, 643	SCB_DFSR_DWTTRAP_Msk, 508
CALIB, 643	SCB_DFSR_DWTTRAP_Pos, 508
CTRL, 643	SCB_DFSR_EXTERNAL_Msk, 509
LOAD, 643	SCB_DFSR_EXTERNAL_Pos, 509
VAL, 644	SCB_DFSR_HALTED_Msk, 509
SysTick_VAL_CURRENT_Msk	SCB_DFSR_HALTED_Pos, 509
System Tick Timer (SysTick), 526	SCB_DFSR_VCATCH_Msk, 509
SysTick_VAL_CURRENT_Pos	SCB_DFSR_VCATCH_Pos, 509
System Tick Timer (SysTick), 526	SCB_HFSR_DEBUGEVT_Msk, 509
sysinit.c	SCB_HFSR_DEBUGEVT_Pos, 509
SystemInit, 808	SCB_HFSR_FORCED_Msk, 509
sysinit_5411x.c	SCB_HFSR_FORCED_Pos, 510
setupFlashClocks, 802	SCB_HFSR_VECTTBL_Msk, 510
System Control Block (SCB), 498	SCB_HFSR_VECTTBL_Pos, 510
SCB_AIRCR_ENDIANESS_Msk, 501	SCB_ICSR_ISRPENDING_Msk, 510
SCB_AIRCR_ENDIANESS_Pos, 501	SCB_ICSR_ISRPENDING_Pos, 510
SCB_AIRCR_PRIGROUP_Msk, 501	SCB_ICSR_ISRPREEMPT_Msk, 510
SCB_AIRCR_PRIGROUP_Pos, 501	SCB_ICSR_ISRPREEMPT_Pos, 511
SCB_AIRCR_SYSRESETREQ_Msk, 501, 502	SCB_ICSR_NMIPENDSET_Msk, 511
SCB_AIRCR_SYSRESETREQ_Pos, 502	SCB_ICSR_NMIPENDSET_Pos, 511
SCB_AIRCR_VECTCLRACTIVE_Msk, 502	SCB_ICSR_PENDSTCLR_Msk, 511
SCB_AIRCR_VECTCLRACTIVE_Pos, 502	SCB ICSR PENDSTCLR Pos, 511, 512
SCB AIRCR VECTKEY Msk, 502	SCB_ICSR_PENDSTSET_Msk, 512
SCB_AIRCR_VECTKEY_Pos, 503	SCB_ICSR_PENDSTSET_Pos, 512
SCB_AIRCR_VECTKEYSTAT_Msk, 503	SCB_ICSR_PENDSVCLR_Msk, 512
SCB AIRCR VECTKEYSTAT Pos, 503	SCB ICSR PENDSVCLR Pos, 512
SCB_AIRCR_VECTRESET_Msk, 503	SCB_ICSR_PENDSVSET_Msk, 513
SCB_AIRCR_VECTRESET_Pos, 503	SCB_ICSR_PENDSVSET_Pos, 513
SCB_CCR_BFHFNMIGN_Msk, 503	SCB_ICSR_RETTOBASE_Msk, 513
SCB CCR BFHFNMIGN Pos, 504	SCB ICSR RETTOBASE Pos, 513
SCB_CCR_DIV_0_TRP_Msk, 504	SCB_ICSR_VECTACTIVE_Msk, 513
SCB_CCR_DIV_0_TRP_Pos, 504	SCB ICSR VECTACTIVE Pos, 513, 514
SCB CCR NONBASETHRDENA Msk, 504	SCB ICSR VECTPENDING Msk, 514
SCB_CCR_NONBASETHRDENA_Pos, 504	SCB_ICSR_VECTPENDING_Pos, 514
SCB CCR STKALIGN Msk, 504	SCB_SCR_SEVONPEND_Msk, 514
SCB CCR STKALIGN Pos, 504	SCB_SCR_SEVONPEND_Pos, 514
SCB CCR UNALIGN TRP Msk, 505	SCB_SCR_SLEEPDEEP_Msk, 515
SCB_CCR_UNALIGN_TRP_Pos, 505	SCB_SCR_SLEEPDEEP_Pos, 515
SCB_CCR_USERSETMPEND_Msk, 505	SCB_SCR_SLEEPONEXIT_Msk, 515
SCB CCR USERSETMPEND Pos, 505	SCB_SCR_SLEEPONEXIT_Pos, 515
SCB_CFSR_BUSFAULTSR_Msk, 505	SCB SHCSR BUSFAULTACT Msk, 515
SCB_CFSR_BUSFAULTSR_Pos, 505	SCB_SHCSR_BUSFAULTACT_Pos, 516
SCB CFSR MEMFAULTSR Msk, 505	SCB_SHCSR_BUSFAULTENA_Msk, 516
SCB CFSR MEMFAULTSR Pos, 506	SCB_SHCSR_BUSFAULTENA_Pos, 516
SCB_CFSR_USGFAULTSR_Msk, 506	SCB_SHCSR_BUSFAULTPENDED_Msk, 516
SCB_CFSR_USGFAULTSR_Pos, 506	SCB_SHCSR_BUSFAULTPENDED_Pos, 516
SCB CPUID ARCHITECTURE Msk, 506	SCB_SHCSR_MEMFAULTACT_Msk, 516
SCB_CPUID_ARCHITECTURE_Pos, 506	SCB_SHCSR_MEMFAULTACT_Pos, 516
SCB_CPUID_IMPLEMENTER_Msk, 506	SCB_SHCSR_MEMFAULTENA_Msk, 516
SCB_CPUID_IMPLEMENTER_Pos, 507	SCB_SHCSR_MEMFAULTENA_Pos, 516
SCB_CPUID_PARTNO_Msk, 507	SCB_SHCSR_MEMFAULTPENDED_Msk, 517
SCB_CPUID_PARTNO_Pos, 507	SCB_SHCSR_MEMFAULTPENDED_Pos, 517
SCB CPUID REVISION Msk, 507	SCB_SHCSR_MONITORACT_Msk, 517
SCB_CPUID_REVISION_Pos, 507, 508	SCB_SHCSR_MONITORACT_Pos, 517
SCB_CPUID_VARIANT_Msk, 508	SCB_SHCSR_PENDSVACT_Msk, 517
SCB CPUID VARIANT Pos, 508	SCB_SHCSR_PENDSVACT_Pos, 517
SCB_DFSR_BKPT_Msk, 508	SCB_SHCSR_SVCALLACT_Msk, 517
	552_5555 + 6/ IEE/ IS I _IVION, 01/

SCB_SHCSR_SVCALLACT_Pos, 517 SCB_SHCSR_SVCALLPENDED_Msk, 517, 518	LPC_TIMER_T, 620 TDM19EN
SCB_SHCSR_SVCALLPENDED_Pos, 518	CHIP: LPC5411X DMIC driver, 147
SCB_SHCSR_SYSTICKACT_Msk, 518	TDM96EN
SCB_SHCSR_SYSTICKACT_Pos, 518	CHIP: LPC5411X DMIC driver, 147
SCB_SHCSR_USGFAULTACT_Msk, 518	TER
SCB_SHCSR_USGFAULTACT_Pos, 518	ITM_Type, 569
SCB_SHCSR_USGFAULTENA_Msk, 518	THR_HIGH
SCB_SHCSR_USGFAULTENA_Pos, 518	LPC_ADC_T, 572
SCB_SHCSR_USGFAULTPENDED_Msk, 519	THR_LOW
SCB_SHCSR_USGFAULTPENDED_Pos, 519	LPC_ADC_T, 572
SCB_VTOR_TBLOFF_Msk, 519	TIMEOUT
SCB_VTOR_TBLOFF_Pos, 519	CHIP: LPC5411x I2C driver, 416
System Controls not in SCB (SCnSCB), 520	TIMER
SCnSCB_ACTLR_DISDEFWBUF_Msk, 520	LPC_MRT_CH_T, 590
SCnSCB_ACTLR_DISDEFWBUF_Pos, 520 SCnSCB_ACTLR_DISFOLD_Msk, 520	TIMER0_IRQHandler
SChSCB_ACTER_DISFOLD_Pos, 520	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SCnSCB_ACTLR_DISFPCA_Msk, 520	tions, 199
SCnSCB_ACTLR_DISFPCA_Pos, 521	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SCnSCB_ACTLR_DISMCYCINT_Msk, 521	tions, 203
SCnSCB_ACTLR_DISMCYCINT_Pos, 521	TIMERO_IRQn
SCnSCB ACTLR DISOOFP Msk, 521	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SCnSCB_ACTLR_DISOOFP_Pos, 521	tions, 199 CHIP: LPC5411X M4 core Cortex CMSIS defini-
SCnSCB_ICTR_INTLINESNUM_Msk, 521	tions, 203
SCnSCB_ICTR_INTLINESNUM_Pos, 521	TIMER1_IRQHandler
System Tick Timer (SysTick), 522	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SysTick_CALIB_NOREF_Msk, 523	tions, 200
SysTick_CALIB_NOREF_Pos, 523	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SysTick_CALIB_SKEW_Msk, 523	tions, 203
SysTick_CALIB_SKEW_Pos, 523	TIMER1_IRQn
SysTick_CALIB_TENMS_Msk, 523	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SysTick_CALIB_TENMS_Pos, 524	tions, 200
SysTick_CTRL_CLKSOURCE_Msk, 524	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SysTick_CTRL_CLKSOURCE_Pos, 524	tions, 204
SysTick_CTRL_COUNTFLAG_Msk, 524 SysTick CTRL COUNTFLAG Pos, 524, 525	TIMER2_IRQHandler
SysTick CTRL ENABLE Msk, 525	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SysTick_CTRL_ENABLE_Pos, 525	tions, 200
SysTick CTRL TICKINT Msk, 525	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SysTick CTRL TICKINT Pos, 525	tions, 204
SysTick LOAD RELOAD Msk, 526	TIMER2_IRQn
SysTick_LOAD_RELOAD_Pos, 526	CHIP: LPC5411X M0 core Cortex CMSIS defini-
SysTick_VAL_CURRENT_Msk, 526	tions, 200
SysTick_VAL_CURRENT_Pos, 526	CHIP: LPC5411X M4 core Cortex CMSIS defini-
SystemCoreClock	tions, 204
CHIP: LPC5411X support functions, 387	TIMER3_IRQHandler
SystemCoreClockUpdate	CHIP: LPC5411X M0 core Cortex CMSIS defini-
CHIP: LPC5411X support functions, 386	tions, 200 CHIP: LPC5411X M4 core Cortex CMSIS defini-
SystemInit	tions, 204
sysinit.c, 808	TIMER3_IRQn
Т	CHIP: LPC5411X M0 core Cortex CMSIS defini-
xPSR_Type, 668	tions, 200
TC	CHIP: LPC5411X M4 core Cortex CMSIS defini-
LPC_TIMER_T, 620	tions, 204
LPC_WWDT_T, 625	TIMER4_IRQHandler
TCR	CHIP: LPC5411X M0 core Cortex CMSIS defini-
ITM_Type, 569	tions, 200

CHIP: LPC5411X M4 core Cortex CMSIS defini-CHIP: LPC5411X 32-bit Timer driver, 60 tions, 204 TM DAYOFWEEK TIMER4 IRQn CHIP: RTC tick to (a more) Universal Time conver-CHIP: LPC5411X M0 core Cortex CMSIS definision functions, 417 TM\_YEAR\_BASE CHIP: LPC5411X M4 core Cortex CMSIS defini-CHIP: RTC tick to (a more) Universal Time convertions, 204 sion functions, 417 TIMER CAP FALLING TPI CHIP: LPC5411X 32-bit Timer driver, 59 Core Definitions, 453 TIMER\_CAP\_INT TPI\_ACPR\_PRESCALER\_Msk CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 528 TIMER CAP RISING TPI ACPR PRESCALER Pos CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 528 TIMER\_CAP\_SRC\_STATE\_T TPI BASE CHIP: LPC5411X 32-bit Timer driver, 60 Core Definitions, 454 TIMER CAPSRC BOTH CAPN TPI DEVID AsynClkIn Msk CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 528 TIMER CAPSRC FALLING CAPN TPI DEVID AsynClkIn Pos CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 528 TIMER CAPSRC RISING CAPN TPI DEVID MANCVALID Msk CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 528 TIMER\_CAPSRC\_RISING\_PCLK TPI\_DEVID\_MANCVALID\_Pos CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 529 TIMER\_CCR\_MASK TPI\_DEVID\_MinBufSz\_Msk CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 529 TIMER\_CTCR\_MASK TPI DEVID MinBufSz Pos CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 529 TIMER CTRL MASK TPI DEVID NRZVALID Msk CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 529 TIMER EMR MASK TPI\_DEVID\_NRZVALID\_Pos CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 529 TIMER\_ENABLE TPI\_DEVID\_NrTraceInput\_Msk CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 529 TPI DEVID NrTraceInput Pos TIMER EXTMATCH CLEAR CHIP: LPC5411X 32-bit Timer driver, 61 Trace Port Interface (TPI), 529 TIMER EXTMATCH DO NOTHING TPI DEVID PTINVALID Msk CHIP: LPC5411X 32-bit Timer driver, 61 Trace Port Interface (TPI), 529 TIMER\_EXTMATCH\_SET TPI DEVID PTINVALID Pos CHIP: LPC5411X 32-bit Timer driver, 61 Trace Port Interface (TPI), 529 TIMER EXTMATCH TOGGLE TPI DEVTYPE MajorType Msk CHIP: LPC5411X 32-bit Timer driver, 61 Trace Port Interface (TPI), 530 TPI\_DEVTYPE\_MajorType\_Pos TIMER\_INT\_ON\_CAP CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 530 TPI\_DEVTYPE\_SubType\_Msk TIMER INT ON MATCH CHIP: LPC5411X 32-bit Timer driver, 59 Trace Port Interface (TPI), 530 TPI DEVTYPE SubType Pos TIMER IR CLR CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 530 TIMER\_MATCH\_INT TPI\_FFCR\_EnFCont\_Msk CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 530 TIMER MCR MASK TPI\_FFCR\_EnFCont\_Pos CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 530 TIMER PIN MATCH STATE T TPI FFCR TrigIn Msk CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 530 TIMER RESET TPI FFCR TrigIn Pos CHIP: LPC5411X 32-bit Timer driver, 60 Trace Port Interface (TPI), 530 TIMER RESET ON MATCH TPI FFSR FllnProg Msk Trace Port Interface (TPI), 530 CHIP: LPC5411X 32-bit Timer driver, 60 TIMER\_STOP\_ON\_MATCH TPI\_FFSR\_FIInProg\_Pos

Trace Port Interface (TPI), 531 TPI FFSR FtNonStop Msk	Trace Port Interface (TPI), 534 TPI FIFO1 ITM2 Pos
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534
TPI_FFSR_FtNonStop_Pos	TPI_FIFO1_ITM_ATVALID_Msk
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534
TPI_FFSR_FtStopped_Msk	TPI_FIFO1_ITM_ATVALID_Pos
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534
TPI_FFSR_FtStopped_Pos	TPI_FIFO1_ITM_bytecount_Msk
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534 TPI FIFO1 ITM bytecount Pos
TPI_FFSR_TCPresent_Msk Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534
TPI_FFSR_TCPresent_Pos	TPI ITATBCTR0 ATREADY Msk
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 534
TPI_FIFO0_ETM0_Msk	TPI_ITATBCTR0_ATREADY_Pos
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM0_Pos	TPI_ITATBCTR2_ATREADY_Msk
Trace Port Interface (TPI), 531	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM1_Msk	TPI_ITATBCTR2_ATREADY_Pos
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM1_Pos	TPI_ITCTRL_Mode_Msk
Trace Port Interface (TPI), 532 TPI_FIFO0_ETM2_Msk	Trace Port Interface (TPI), 535 TPI_ITCTRL_Mode_Pos
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI FIFO0 ETM2 Pos	TPI_SPPR_TXMODE_Msk
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM_ATVALID_Msk	TPI_SPPR_TXMODE_Pos
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM_ATVALID_Pos	TPI_TRIGGER_TRIGGER_Msk
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM_bytecount_Msk	TPI_TRIGGER_TRIGGER_Pos
Trace Port Interface (TPI), 532	Trace Port Interface (TPI), 535
TPI_FIFO0_ETM_bytecount_Pos	TPI_Type, 644
Trace Port Interface (TPI), 532 TPI_FIFO0_ITM_ATVALID_Msk	ACPR, 645 CLAIMCLR, 645
Trace Port Interface (TPI), 532	CLAIMSET, 645
TPI_FIFOO_ITM_ATVALID_Pos	CSPSR, 645
Trace Port Interface (TPI), 533	DEVID, 645
TPI FIFO0 ITM bytecount Msk	DEVTYPE, 645
Trace Port Interface (TPI), 533	FFCR, 645
TPI_FIFO0_ITM_bytecount_Pos	FFSR, 645
Trace Port Interface (TPI), 533	FIFO0, 645
TPI_FIFO1_ETM_ATVALID_Msk	FIFO1, 645
Trace Port Interface (TPI), 533	FSCR, 646
TPI_FIFO1_ETM_ATVALID_Pos	ITATBOTRO, 646
Trace Port Interface (TPI), 533 TPI FIFO1 ETM bytecount Msk	ITATBCTR2, 646
Trace Port Interface (TPI), 533	ITCTRL, 646 RESERVED0, 646
TPI_FIFO1_ETM_bytecount_Pos	RESERVED1, 646
Trace Port Interface (TPI), 533	RESERVED2, 646
TPI FIFO1 ITM0 Msk	RESERVED3, 646
Trace Port Interface (TPI), 533	RESERVED4, 646
TPI_FIFO1_ITM0_Pos	RESERVED5, 646
Trace Port Interface (TPI), 533	RESERVED7, 646
TPI_FIFO1_ITM1_Msk	SPPR, 647
Trace Port Interface (TPI), 534	SSPSR, 647
TPI_FIFO1_ITM1_Pos	TRIGGER, 647
Trace Port Interface (TPI), 534	TPR
TPI_FIFO1_ITM2_Msk	ITM_Type, 569

TRANSFER_BLOCK_T	TPI_FIFO0_ETM_ATVALID_Pos, 532
LPC Public Types, 480	TPI_FIFO0_ETM_bytecount_Msk, 532
TRIGGER	TPI FIFO0 ETM bytecount Pos, 532
TPI_Type, 647	TPI_FIFO0_ITM_ATVALID_Msk, 532
TRUE	TPI FIFO0 ITM ATVALID Pos, 533
LPC Public Types, 479	TPI_FIFO0_ITM_bytecount_Msk, 533
TV	TPI_FIFO0_ITM_bytecount_Pos, 533
LPC_WWDT_T, 625	TPI_FIFO1_ETM_ATVALID_Msk, 533
	TPI_FIFO1_ETM_ATVALID_Pos, 533
tail	TPI_FIFO1_ETM_bytecount_Msk, 533
RINGBUFF_T, 633	TPI FIFO1 ETM bytecount Pos, 533
thresCount	
SPIS_XFER_T, 642	TPI_FIFO1_ITM0_Msk, 533
ticksPerMs	TPI_FIFO1_ITM0_Pos, 533
stopwatch_5411x.c, 801	TPI_FIFO1_ITM1_Msk, 534
ticksPerSecond	TPI_FIFO1_ITM1_Pos, 534
stopwatch_5411x.c, 801	TPI_FIFO1_ITM2_Msk, 534
ticksPerUs	TPI_FIFO1_ITM2_Pos, 534
stopwatch_5411x.c, 801	TPI_FIFO1_ITM_ATVALID_Msk, 534
timer 5411x.c	TPI_FIFO1_ITM_ATVALID_Pos, 534
LAST_TIMER, 803	TPI_FIFO1_ITM_bytecount_Msk, 534
Trace Port Interface (TPI), 527	TPI_FIFO1_ITM_bytecount_Pos, 534
TPI_ACPR_PRESCALER_Msk, 528	TPI ITATBCTR0 ATREADY Msk, 534
TPI_ACPR_PRESCALER_Pos, 528	TPI ITATBCTR0 ATREADY Pos, 535
	TPI_ITATBCTR2_ATREADY_Msk, 535
TPI_DEVID_AsynClkIn_Msk, 528	TPI_ITATBCTR2_ATREADY_Pos, 535
TPI_DEVID_AsynClkIn_Pos, 528	TPI_ITCTRL_Mode_Msk, 535
TPI_DEVID_MANCVALID_Msk, 528	TPI_ITCTRL_Mode_Pos, 535
TPI_DEVID_MANCVALID_Pos, 529	TPI_SPPR_TXMODE_Msk, 535
TPI_DEVID_MinBufSz_Msk, 529	TPI SPPR TXMODE Pos, 535
TPI_DEVID_MinBufSz_Pos, 529	
TPI_DEVID_NRZVALID_Msk, 529	TPI_TRIGGER_TRIGGER_Msk, 535
TPI_DEVID_NRZVALID_Pos, 529	TPI_TRIGGER_TRIGGER_Pos, 535
TPI_DEVID_NrTraceInput_Msk, 529	TransferDelay
TPI DEVID NrTraceInput Pos, 529	SPIM_DELAY_CONFIG_T, 639
TPI DEVID PTINVALID Msk, 529	txBuff
TPI_DEVID_PTINVALID_Pos, 529	I2CM_XFER_T, 560
TPI_DEVTYPE_MajorType_Msk, 530	txCount
TPI_DEVTYPE_MajorType_Pos, 530	SPIM_XFER_T, 640
TPI_DEVTYPE_SubType_Msk, 530	SPIS_XFER_T, 642
, _	txData
TPI_DEVTYPE_SubType_Pos, 530	SPIM XFER T, 641
TPI_FFCR_EnFCont_Msk, 530	SPIS XFER T, 643
TPI_FFCR_EnFCont_Pos, 530	txIndex
TPI_FFCR_TrigIn_Msk, 530	SPIM_XFER_T, 641
TPI_FFCR_TrigIn_Pos, 530	SPIS XFER T, 643
TPI_FFSR_FIInProg_Msk, 530	txSz
TPI_FFSR_FIInProg_Pos, 531	I2CM_XFER_T, 560
TPI_FFSR_FtNonStop_Msk, 531	
TPI FFSR FtNonStop Pos, 531	Type
TPI_FFSR_FtStopped_Msk, 531	_BM_T, 551
TPI_FFSR_FtStopped_Pos, 531	U
TPI FFSR TCPresent Msk, 531	
TPI FFSR TCPresent Pos, 531	LPC_SCT_T, 604
	u16
TPI_FIFO0_ETM0_Msk, 531	ITM_Type, 570
TPI_FIFO0_ETM0_Pos, 531	u32
TPI_FIFO0_ETM1_Msk, 532	ITM_Type, 570
TPI_FIFO0_ETM1_Pos, 532	u8
TPI_FIFO0_ETM2_Msk, 532	ITM_Type, 570
TPI_FIFO0_ETM2_Pos, 532	UART_BAUD_T, 647
TPI_FIFO0_ETM_ATVALID_Msk, 532	baud, 648

clk, 648	UART_CTRL_CLRCCONRX
div, 648	CHIP: LPC5411X UART Driver, 347
mul, 648	UART_CTRL_TXBRKEN
ovr, 648	CHIP: LPC5411X UART Driver, 347
UART_CFG_AUTOADDR	UART_CTRL_TXDIS
CHIP: LPC5411X UART Driver, 344	CHIP: LPC5411X UART Driver, 348
UART_CFG_BITMASK	UART_FIFO_DEPTH
CHIP: LPC5411X UART Driver, 344	CHIP: LPC5411X UART Driver, 348
UART_CFG_CLKPOL	UART FIFOCFG BITMASK
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_CTSEN	UART FIFOCFG DMARX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_DATALEN_7	UART_FIFOCFG_DMATX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_DATALEN_8	UART_FIFOCFG_EMPTYRX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_DATALEN_9	UART_FIFOCFG_EMPTYTX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART CFG ENABLE	UART_FIFOCFG_ENABLERX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_IOMODE	UART_FIFOCFG_ENABLETX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 348
UART_CFG_LINMODE	UART_FIFOCFG_WAKERX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 349
UART_CFG_LOOP	UART_FIFOCFG_WAKETX
CHIP: LPC5411X UART Driver, 345	CHIP: LPC5411X UART Driver, 349
	UART_FIFOINT_BITMASK
UART_CFG_MODE32K	
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_OEPOL	UART_FIFOINT_PERINT
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_OESEL	UART_FIFOINT_RXERR
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_OETA	UART_FIFOINT_RXLVL
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_PARITY_EVEN	UART_FIFOINT_TXERR
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_PARITY_NONE	UART_FIFOINT_TXLVL
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_PARITY_ODD	UART_FIFOSTAT_BITMASK
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_RXPOL	UART_FIFOSTAT_PERIPH
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 349
UART_CFG_STOPLEN_1	UART_FIFOSTAT_RXERR
CHIP: LPC5411X UART Driver, 346	CHIP: LPC5411X UART Driver, 350
UART_CFG_STOPLEN_2	UART_FIFOSTAT_RXFULL
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CFG_SYNCEN	UART_FIFOSTAT_RXLVL
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CFG_SYNCMST	UART_FIFOSTAT_RXNOTEMPTY
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CFG_TXPOL	UART_FIFOSTAT_TXEMPTY
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CTRL_ADDRDET	UART_FIFOSTAT_TXERR
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CTRL_AUTOBAUD	UART_FIFOSTAT_TXLVL
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350
UART_CTRL_CC	UART_FIFOSTAT_TXNOTFULL
CHIP: LPC5411X UART Driver, 347	CHIP: LPC5411X UART Driver, 350

UART_FIFOTRIG_BITMASK	uart_break, 649
CHIP: LPC5411X UART Driver, 350	uart_cts, 649
UART_FIFOTRIG_RXLVL	uart_err_auto_baud, 649
CHIP: LPC5411X UART Driver, 351	uart_err_frame, 650
UART_FIFOTRIG_RXLVLENA	uart_err_parity, 650
CHIP: LPC5411X UART Driver, 351	uart_err_rx_noise, 650
UART_FIFOTRIG_TXLVL	uart_start, 650
CHIP: LPC5411X UART Driver, 351	UNS_16
UART_FIFOTRIG_TXLVLENA	LPC Public Types, 479
CHIP: LPC5411X UART Driver, 351	UNS_32
UART_INT_ABERR	LPC Public Types, 479
CHIP: LPC5411X UART Driver, 351	UNS_64
UART_INT_DELTACTS	LPC Public Types, 479
CHIP: LPC5411X UART Driver, 351	UNS_8
UART_INT_DELTARXBRK	LPC Public Types, 479
CHIP: LPC5411X UART Driver, 351	USB_COMMON_DESCRIPTOR, 650
UART_INT_FRAMERR	USB CONFIG BUS POWERED
CHIP: LPC5411X UART Driver, 351	USBD_Core, 538
UART_INT_PARITYERR	USB_CONFIG_POWER_MA
CHIP: LPC5411X UART Driver, 351	USBD_Core, 539
UART_INT_RXNOISE	USB_CONFIG_POWERED_MASK
CHIP: LPC5411X UART Driver, 352	USBD_Core, 539
UART_INT_START	USB_CONFIG_REMOTE_WAKEUP
CHIP: LPC5411X UART Driver, 352	USBD Core, 539
UART_INT_TXDIS	USB_CONFIG_SELF_POWERED
CHIP: LPC5411X UART Driver, 352	USBD_Core, 539
UART_INT_TXIDLE	USB_CONFIGURATION_DESC_SIZE
CHIP: LPC5411X UART Driver, 352	USBD_Core, 539
UART_STAT_ABERR	USB_CONFIGURATION_DESCRIPTOR, 651
CHIP: LPC5411X UART Driver, 352	USB_CONFIGURATION_DESCRIPTOR_TYPE
UART_STAT_CTS	USBD_Core, 539
CHIP: LPC5411X UART Driver, 352	USB_DEBUG_DESCRIPTOR_TYPE
UART STAT DELTACTS	USBD_Core, 539
CHIP: LPC5411X UART Driver, 352	USB_DEVICE_CLASS_APP
UART_STAT_DELTARXBRK	USBD_Core, 539
CHIP: LPC5411X UART Driver, 352	USB_DEVICE_CLASS_AUDIO
UART_STAT_FRM_ERRINT	USBD_Core, 539
CHIP: LPC5411X UART Driver, 352	USB_DEVICE_CLASS_COMMUNICATIONS
UART_STAT_PAR_ERRINT	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_HUB
UART_STAT_RXBRK	USBD Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_HUMAN_INTERFACE
UART_STAT_RXIDLE	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_MISCELLANEOUS
UART_STAT_RXNOISEINT	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_MONITOR
UART_STAT_START	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_PHYSICAL_INTERFACE
UART_STAT_TXDISINT	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_POWER
UART_STAT_TXIDLE	USBD_Core, 540
CHIP: LPC5411X UART Driver, 353	USB_DEVICE_CLASS_PRINTER
UART_STATISTICS_T, 648	USBD_Core, 540
fifo_err_rx, 649 fifo_err_tx, 649	USB_DEVICE_CLASS_RESERVED
	USBD_Core, 540 USB_DEVICE_CLASS_STORAGE
interrupts, 649	
lvl_rx, 649	USBD_Core, 541 USB_DEVICE_CLASS_VENDOR_SPECIFIC
lvl_tx, 649	USB_DEVICE_CLASS_VENDOR_SPECIFIC

USBD_Core, 541	USB_FEATURE_ENDPOINT_STALL
USB_DEVICE_DESC_SIZE	USBD_Core, 544
USBD_Core, 541	USB_FEATURE_REMOTE_WAKEUP
USB_DEVICE_DESCRIPTOR, 652	USBD_Core, 544
USB DEVICE DESCRIPTOR TYPE	USB FEATURE TEST MODE
USBD_Core, 541	USBD_Core, 544
USB_DEVICE_QUALI_SIZE	USB_GETSTATUS_ENDPOINT_STALL
USBD_Core, 541	USBD_Core, 544
USB_DEVICE_QUALIFIER_DESCRIPTOR, 655	USB_GETSTATUS_REMOTE_WAKEUP
USB_DEVICE_QUALIFIER_DESCRIPTOR_TYPE	USBD Core, 544
USBD Core, 541	USB_GETSTATUS_SELF_POWERED
USB_ENDPOINT_0_HS_MAXP	USBD_Core, 544
USBD_Core, 541	USB IAD DESCRIPTOR, 659
USB_ENDPOINT_0_LS_MAXP	USB_INTERFACE_ASSOC_DESC_SIZE
USBD_Core, 541	USBD_Core, 544
USB_ENDPOINT_BULK_HS_MAXP USBD_Core, 541	USB_INTERFACE_ASSOCIATION_DESCRIPTOR_←
	TYPE
USB_ENDPOINT_DESC_SIZE	USBD_Core, 544
USBD_Core, 541	USB_INTERFACE_DESC_SIZE
USB_ENDPOINT_DESCRIPTOR, 656	USBD_Core, 545
USB_ENDPOINT_DESCRIPTOR_TYPE	USB_INTERFACE_DESCRIPTOR, 660
USBD_Core, 542	USB_INTERFACE_DESCRIPTOR_TYPE
USB_ENDPOINT_DIRECTION_MASK	USBD_Core, 545
USBD_Core, 542	USB_INTERFACE_POWER_DESCRIPTOR_TYPE
USB_ENDPOINT_IN	USBD_Core, 545
USBD_Core, 542	USB_IRQn
USB_ENDPOINT_OUT	CHIP_5411X: LPC5411X M0 core peripheral inter-
USBD_Core, 542	rupt numbers, 429
USB_ENDPOINT_SYNC_ADAPTIVE	CHIP_5411X: LPC5411X M4 core peripheral inter-
USBD_Core, 542	rupt numbers, 431
USB_ENDPOINT_SYNC_ASYNCHRONOUS	USB_OTG_DESCRIPTOR_TYPE
USBD_Core, 542	USBD_Core, 545
USB_ENDPOINT_SYNC_MASK	USB_OTHER_SPEED_CONF_SIZE
USBD_Core, 542	USBD_Core, 545
USB_ENDPOINT_SYNC_NO_SYNCHRONIZATION	${\sf USB\_OTHER\_SPEED\_CONFIG\_DESCRIPTOR\_TY} {\leftarrow}$
USBD_Core, 542	PE
USB_ENDPOINT_SYNC_SYNCHRONOUS	USBD_Core, 545
USBD_Core, 542	USB_OTHER_SPEED_CONFIGURATION, 662
USB_ENDPOINT_TYPE_BULK	USB_REQUEST_CLEAR_FEATURE
USBD_Core, 543	USBD_Core, 545
USB_ENDPOINT_TYPE_CONTROL	USB_REQUEST_GET_CONFIGURATION
USBD_Core, 543	USBD_Core, 545
USB_ENDPOINT_TYPE_INTERRUPT	USB_REQUEST_GET_DESCRIPTOR
USBD_Core, 543	USBD_Core, 545
USB_ENDPOINT_TYPE_ISOCHRONOUS	USB_REQUEST_GET_INTERFACE
USBD_Core, 543	USBD_Core, 545
USB_ENDPOINT_TYPE_MASK	USB_REQUEST_GET_STATUS
USBD_Core, 543	USBD_Core, 546
USB_ENDPOINT_USAGE_DATA	USB_REQUEST_SET_ADDRESS
USBD_Core, 543	USBD_Core, 546
USB_ENDPOINT_USAGE_FEEDBACK	USB_REQUEST_SET_CONFIGURATION
USBD_Core, 543	USBD_Core, 546
USB_ENDPOINT_USAGE_IMPLICIT_FEEDBACK	USB_REQUEST_SET_DESCRIPTOR
USBD_Core, 543	USBD_Core, 546
USB_ENDPOINT_USAGE_MASK	USB_REQUEST_SET_FEATURE
USBD_Core, 543	USBD_Core, 546
USB_ENDPOINT_USAGE_RESERVED	USB_REQUEST_SET_INTERFACE
USBD_Core, 544	USBD_Core, 546

USB_REQUEST_SYNC_FRAME	USB_DEVICE_QUALIFIER_DESCRIPTOR_TY↔
USBD_Core, 546	PE, 541
USB_SETUP_PACKET, 663	USB_ENDPOINT_0_HS_MAXP, 541
USB_STRING_DESCRIPTOR, 664	USB_ENDPOINT_0_LS_MAXP, 541
USB STRING DESCRIPTOR TYPE	USB_ENDPOINT_BULK_HS_MAXP, 541
USBD Core, 546	USB_ENDPOINT_DESC_SIZE, 541
USBACT_IRQn	USB_ENDPOINT_DESCRIPTOR_TYPE, 542
CHIP_5411X: LPC5411X M0 core peripheral inter-	USB_ENDPOINT_DIRECTION_MASK, 542
rupt numbers, 429	USB_ENDPOINT_IN, 542
CHIP_5411X: LPC5411X M4 core peripheral inter-	USB ENDPOINT OUT, 542
rupt numbers, 431	USB ENDPOINT SYNC ADAPTIVE, 542
USBCLKCTRL	USB_ENDPOINT_SYNC_ASYNCHRONOUS, 542
LPC_SYSCON_T, 618	USB_ENDPOINT_SYNC_MASK, 542
USBCLKDIV	USB_ENDPOINT_SYNC_NO_SYNCHRONIZA↔
LPC_SYSCON_T, 618	TION, 542
USBCLKSEL	USB_ENDPOINT_SYNC_SYNCHRONOUS, 542
LPC_SYSCON_T, 618	USB_ENDPOINT_TYPE_BULK, 543
USBCLKSTAT	USB ENDPOINT TYPE CONTROL, 543
LPC_SYSCON_T, 618	USB_ENDPOINT_TYPE_INTERRUPT, 543
USBD_Core, 537	USB ENDPOINT TYPE ISOCHRONOUS, 543
B3VAL, 537	USB ENDPOINT TYPE MASK, 543
REQUEST_CLASS, 537	USB_ENDPOINT_USAGE_DATA, 543 USB_ENDPOINT_USAGE_FEEDBACK, 543
REQUEST_DEVICE_TO_HOST, 537	
REQUEST_HOST_TO_DEVICE, 538	USB_ENDPOINT_USAGE_IMPLICIT_FEEDBA ←
REQUEST_RESERVED, 538	CK, 543
REQUEST_STANDARD, 538	USB_ENDPOINT_USAGE_MASK, 543
REQUEST_TO_DEVICE, 538	USB_ENDPOINT_USAGE_RESERVED, 544
REQUEST_TO_ENDPOINT, 538	USB_FEATURE_ENDPOINT_STALL, 544
REQUEST_TO_INTERFACE, 538	USB_FEATURE_REMOTE_WAKEUP, 544
REQUEST_TO_OTHER, 538	USB_FEATURE_TEST_MODE, 544
REQUEST_VENDOR, 538	USB_GETSTATUS_ENDPOINT_STALL, 544
USB_CONFIG_BUS_POWERED, 538	USB_GETSTATUS_REMOTE_WAKEUP, 544
USB_CONFIG_POWER_MA, 539	USB_GETSTATUS_SELF_POWERED, 544
USB_CONFIG_POWERED_MASK, 539	USB_INTERFACE_ASSOC_DESC_SIZE, 544
USB_CONFIG_REMOTE_WAKEUP, 539	USB_INTERFACE_ASSOCIATION_DESCRIPT ←
USB_CONFIG_SELF_POWERED, 539	OR_TYPE, 544
USB_CONFIGURATION_DESC_SIZE, 539	USB_INTERFACE_DESC_SIZE, 545
USB_CONFIGURATION_DESCRIPTOR_TYPE,	USB_INTERFACE_DESCRIPTOR_TYPE, 545
539	USB_INTERFACE_POWER_DESCRIPTOR_T←
USB_DEBUG_DESCRIPTOR_TYPE, 539	YPE, 545
USB_DEVICE_CLASS_APP, 539	USB_OTG_DESCRIPTOR_TYPE, 545
USB_DEVICE_CLASS_AUDIO, 539	USB_OTHER_SPEED_CONF_SIZE, 545
USB_DEVICE_CLASS_COMMUNICATIONS, 540	USB_OTHER_SPEED_CONFIG_DESCRIPTO←
USB_DEVICE_CLASS_HUB, 540	R_TYPE, 545
USB_DEVICE_CLASS_HUMAN_INTERFACE,	USB_REQUEST_CLEAR_FEATURE, 545
540	USB_REQUEST_GET_CONFIGURATION, 545
USB_DEVICE_CLASS_MISCELLANEOUS, 540	USB_REQUEST_GET_DESCRIPTOR, 545
USB_DEVICE_CLASS_MONITOR, 540	USB_REQUEST_GET_INTERFACE, 545
USB_DEVICE_CLASS_PHYSICAL_INTERFACE,	USB_REQUEST_GET_STATUS, 546
540	USB_REQUEST_SET_ADDRESS, 546
USB_DEVICE_CLASS_POWER, 540	USB_REQUEST_SET_CONFIGURATION, 546
USB_DEVICE_CLASS_PRINTER, 540	USB_REQUEST_SET_DESCRIPTOR, 546
USB_DEVICE_CLASS_RESERVED, 540	USB_REQUEST_SET_FEATURE, 546
USB_DEVICE_CLASS_STORAGE, 541	USB_REQUEST_SET_INTERFACE, 546
USB_DEVICE_CLASS_VENDOR_SPECIFIC, 541	USB_REQUEST_SYNC_FRAME, 546
USB_DEVICE_DESC_SIZE, 541	USB_STRING_DESCRIPTOR_TYPE, 546
USB_DEVICE_DESCRIPTOR_TYPE, 541	USBD HANDLE T, 547
USB DEVICE QUALI SIZE, 541	WBVAL. 546

USBD_HANDLE_T	VTOR
USBD_Core, 547	SCB_Type, 636
USE2FS	version
CHIP: LPC5411X DMIC driver, 147	PINTABLE_T, 629
UTICK_CTRL_DELAY_MASK	<del>-</del> /
CHIP: LPC5411X Micro Tick driver, 210	W
UTICK_CTRL_REPEAT	WORD_BYTE, 666
CHIP: LPC5411X Micro Tick driver, 210	LPC_GPIO_T, 582
UTICK IRQn	W
CHIP_5411X: LPC5411X M0 core peripheral inter-	APSR_Type, 550
	CONTROL_Type, 553
rupt numbers, 428	IPSR Type, 566
CHIP_5411X: LPC5411X M4 core peripheral inter-	xPSR_Type, 668
rupt numbers, 430	WAKE
UTICK_STATUS_ACTIVE	LPC_RTC_T, 597
CHIP: LPC5411X Micro Tick driver, 210	WARNINT
UTICK_STATUS_INTR	
CHIP: LPC5411X Micro Tick driver, 211	LPC_WWDT_T, 625
UTICK_STATUS_MASK	WB WORD DVTF 600
CHIP: LPC5411X Micro Tick driver, 211	WORD_BYTE, 666
uart_5411x.c	WB_T, 665
_CalcErr, 804	WBVAL
_UART_CalcDiv, 804	USBD_Core, 546
_UART_CalcMul, 804	WDT_BOD_IRQHandler
_UART_DivClk, 804	cr_startup_lpc5411x-m0.c, 806
_UART_GetHighDiv, 804	cr_startup_lpc5411x.c, 808
Chip_UART_CalculateBaud, 804	WDT_FREQ_1000000
fifo_config_dma, 805	CHIP: LPC5411X Clock Driver, 81
fifo_config_int, 805	WDT_FREQ_1200000
uart_break	CHIP: LPC5411X Clock Driver, 81
	WDT_FREQ_1300000
UART_STATISTICS_T, 649	CHIP: LPC5411X Clock Driver, 81
uart_cts	WDT_FREQ_1400000
UART_STATISTICS_T, 649	CHIP: LPC5411X Clock Driver, 82
uart_err_auto_baud	WDT_FREQ_1500000
UART_STATISTICS_T, 649	CHIP: LPC5411X Clock Driver, 82
uart_err_frame	
UART_STATISTICS_T, 650	WDT_FREQ_1600000
uart_err_parity	CHIP: LPC5411X Clock Driver, 82
UART_STATISTICS_T, 650	WDT_FREQ_1700000
uart_err_rx_noise	CHIP: LPC5411X Clock Driver, 82
UART_STATISTICS_T, 650	WDT_FREQ_1800000
uart_start	CHIP: LPC5411X Clock Driver, 82
UART_STATISTICS_T, 650	WDT_FREQ_1900000
unused	CHIP: LPC5411X Clock Driver, 82
LPC_MRT_T, 591	WDT_FREQ_2000000
UsageFault Handler	CHIP: LPC5411X Clock Driver, 82
cr_startup_lpc5411x.c, 808	WDT_FREQ_2050000
UsageFault_IRQn	CHIP: LPC5411X Clock Driver, 82
CHIP_5411X: LPC5411X M4 core peripheral inter-	WDT_FREQ_2100000
rupt numbers, 430	CHIP: LPC5411X Clock Driver, 82
usbdApiBase	WDT_FREQ_2200000
	CHIP: LPC5411X Clock Driver, 82
LPC_ROM_API_T, 596	WDT_FREQ_2250000
usrData	CHIP: LPC5411X Clock Driver, 82
SPIM_XFER_T, 641	WDT_FREQ_2300000
V	CHIP: LPC5411X Clock Driver, 82
	WDT_FREQ_2400000
APSR_Type, 550	
xPSR_Type, 668	CHIP: LPC5411X Clock Driver, 82
VAL	WDT_FREQ_2450000
SysTick_Type, 644	CHIP: LPC5411X Clock Driver, 82

WDT_FREQ_2500000	WRDATA8
CHIP: LPC5411X Clock Driver, 82	LPC_CRC_T, 575
WDT FREQ 2600000	WS SYNC MASTER
CHIP: LPC5411X Clock Driver, 82	i2s_5411x.h, 730
WDT_FREQ_2650000	WSPol
CHIP: LPC5411X Clock Driver, 82	I2S_AUDIO_FORMAT_T, 563
WDT_FREQ_2700000	wTotalLength
CHIP: LPC5411X Clock Driver, 82	_USB_CONFIGURATION_DESCRIPTOR, 652
WDT FREQ 2800000	_USB_OTHER_SPEED_CONFIGURATION, 663
CHIP: LPC5411X Clock Driver, 82	wValue
WDT FREQ 2850000	_USB_SETUP_PACKET, 664
CHIP: LPC5411X Clock Driver, 82	WWDT_WDMOD_BITMASK
WDT_FREQ_2900000	CHIP: LPC5411X Windowed Watchdog driver, 372
CHIP: LPC5411X Clock Driver, 82	WWDT_WDMOD_LOCK
WDT_FREQ_2950000	CHIP: LPC5411X Windowed Watchdog driver, 372
CHIP: LPC5411X Clock Driver, 82	WWDT_WDMOD_WDEN
	CHIP: LPC5411X Windowed Watchdog driver, 372
WDT_FREQ_3000000	WWDT_WDMOD_WDINT
CHIP: LPC5411X Clock Driver, 82	CHIP: LPC5411X Windowed Watchdog driver, 372
WDT_FREQ_3050000	WWDT_WDMOD_WDPROTECT
CHIP: LPC5411X Clock Driver, 82	CHIP: LPC5411X Windowed Watchdog driver, 372
WDT_FREQ_400000	WWDT_WDMOD_WDRESET
CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X Windowed Watchdog driver, 372
WDT_FREQ_600000	WWDT_WDMOD_WDTOF
CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X Windowed Watchdog driver, 372
WDT_FREQ_750000	width
CHIP: LPC5411X Clock Driver, 81	CHIP: LPC5411X DMA Service driver, 132
WDT_FREQ_900000	WordWidth
CHIP: LPC5411X Clock Driver, 81	
WDT_FREQ_LOOKUP	I2S_AUDIO_FORMAT_T, 563
	write
clock_5411x.c, 777	CUID, LDCE411V DMA Comica driver 100
clock_5411x.c, 777 WDT_FREQ_RESERVED	CHIP: LPC5411X DMA Service driver, 132
WDT_FREQ_RESERVED	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81	XFERCFG LPC_DMA_CHANNEL_T, 575
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T	XFERCFG LPC_DMA_CHANNEL_T, 575 xPSR_Type, 666
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81	XFERCFG LPC_DMA_CHANNEL_T, 575 xPSR_Type, 666 _reserved0, 667
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81 WDTBOD_IRQn	XFERCFG LPC_DMA_CHANNEL_T, 575  xPSR_Type, 666 _reserved0, 667 _reserved1, 667
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81 WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral inter-	XFERCFG LPC_DMA_CHANNEL_T, 575  xPSR_Type, 666 _reserved0, 667 _reserved1, 667 b, 667
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81 WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral inter-	XFERCFG LPC_DMA_CHANNEL_T, 575  xPSR_Type, 666 _reserved0, 667 _reserved1, 667 b, 667 C, 667
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81 WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428	XFERCFG LPC_DMA_CHANNEL_T, 575  xPSR_Type, 666 _reserved0, 667 _reserved1, 667 b, 667 C, 667 GE, 667
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81 WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81 WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  WINdex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize _USB_ENDPOINT_DESCRIPTOR, 658	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize _USB_ENDPOINT_DESCRIPTOR, 658  WORD_BYTE, 665	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize _USB_ENDPOINT_DESCRIPTOR, 658  WORD_BYTE, 665  WRDATA16	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize _USB_ENDPOINT_DESCRIPTOR, 658  WORD_BYTE, 665  WRDATA16 LPC_CRC_T, 574	XFERCFG
WDT_FREQ_RESERVED CHIP: LPC5411X Clock Driver, 81  WDT_OSC_FREQ_T CHIP: LPC5411X Clock Driver, 81  WDTBOD_IRQn CHIP_5411X: LPC5411X M0 core peripheral interrupt numbers, 428 CHIP_5411X: LPC5411X M4 core peripheral interrupt numbers, 430  WDTOSCCTRL LPC_SYSCON_T, 618  WEAK cr_startup_lpc5411x-m0.c, 805 cr_startup_lpc5411x.c, 807 LPC Public Types, 478  WINDOW LPC_WWDT_T, 625  wIndex _USB_SETUP_PACKET, 664  wLength _USB_SETUP_PACKET, 664  wMaxPacketSize _USB_ENDPOINT_DESCRIPTOR, 658  WORD_BYTE, 665  WRDATA16	XFERCFG