

OBJECTIVE

Design of cascode amplifier and cascode current mirror in schematic and layout using LT Spice and Magic tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

180 nm Technology

PROCEDURE




Fig: Beta Multiplier for 180 nm technology





Fig: Current mirror implementation for 180 nm technology



CALCULATIONS

Calculations

The expected frequency response of that of cascode amplifier is like integrator.

∴ Location of pole $f = \frac{1}{2\pi R_{out}C}$

Assuming pole to be at 1 MHz

$$\therefore R_{out} = \frac{1}{2\pi \times 10^6 \times 10^{-12}}$$

$$= 159.154 \text{ k}\Omega //$$


Given gain = 20

$$\therefore 20 = g_m R_{out}$$

$$\therefore g_m = \frac{20}{159.154 \times 10^3} = 125.66 \mu\text{S} //$$

$$\Delta g_m = 4n C_{ox} \frac{W}{L} \times (V_{gs} - V_{th}) \rightarrow \epsilon q^m \textcircled{2}$$

Now let's ~~take~~ drive all the mosfets into saturation region.



Following condition should be satisfied to drive all of them to saturation

$$V_{g4} - 0 < V_{d3} - 0 + 0.5$$

$$\boxed{V_{g4} < V_{d3} + 0.5} \text{ --- } \textcircled{1}$$

Then

$$V_{g3} - V_{d3} - 0.5 < V_{d2} - V_{d3}$$

$$\boxed{V_{g3} < V_{d2} + 0.5} \text{ --- } \textcircled{2} \quad V_{g3} - V_{d3} > 0.5$$

$$\boxed{V_{g3} > 0.5 + V_{d3}} \text{ --- } \textcircled{3}$$

then

$$V_{g2} - \cancel{V_{d1}} - V_{thp} > V_{d2} - \cancel{V_{d1}}$$

$$\boxed{V_{g2} > V_{d2} + V_{thp}} \rightarrow \boxed{V_{g2} > V_{d2} - 0.5} \rightarrow (4)$$

& $V_{g2} - V_{thp} < \bullet V_{d1}$

$$\boxed{V_{g2} < V_{d1} + V_{thp}} \rightarrow \boxed{V_{g2} < V_{d1} - 0.5} \rightarrow (5)$$

then

$$V_{g1} - \cancel{1.8} - V_{thp} > V_{d1} - \cancel{1.8}$$

$$\boxed{V_{g1} > V_{d1} + V_{thp}} \rightarrow \boxed{V_{g1} > V_{d1} - 0.5} \rightarrow (6)$$

& $V_{g1} - 1.8 - V_{thp} < 0$

$$\boxed{V_{g1} < 1.8 + V_{thp}} \rightarrow \boxed{V_{g1} < 1.8 - 0.5 = 1.3} \rightarrow (7)$$

& if we move ~~me~~ from VDD to ground we expect following inequality to be followed

$$\boxed{V_{d3} < V_{d2} < V_{d1} < 1.8} \rightarrow (8)$$

→ One promising result we got is $\boxed{V_{g1} < 1.3}$

Upon solving eq (4) (5) & (8)

we get $V_{g2} \rightarrow \text{upper limit} < V_{g1} \rightarrow \text{upper limit}$

Let say that $V_{d3} = 0.2V$

then $\boxed{V_{g1} < 0.7}$

And we know that $V_{d2} > V_{d3} = 0.2$

$$\therefore V_{g3} > V_{d3} + 0.5 = 0.7 //$$

→ Upon exploiting above inequalities & after several trial & error the Bias voltages that satisfies saturation is

$$V_{g4} = 0.64$$

$$V_{g3} = 0.8$$

$$V_{g2} = 0.91$$

$$V_{g1} = 0.99$$

$$V_{d3} = 0.2$$

$$V_{d2} = 1.4$$

~~$$V_{d1} = 1.6$$~~

$$V_{d1} = 1.6$$

To attain the specified gain we have to specify W/L which can be calculated using

this formula

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{gs} - V_{th})$$

$$\mu_n C_{ox} = 175.4 \rightarrow \text{nmos}$$

$$35.6 \rightarrow \text{pmos}$$

$$g_m = 125.6645$$

But theoretical W/L values does not satisfies the specified goal, because we have not considered non idealities. After several trial and errors the target is achieved whose detail is given below,

Mosfet Number {Current Mirror}	W/L
M16	180n/540n
M1	180n/270n
M10	180n/240n
M11	180n/245n
M9	540n/180n
M8	540n/180n
M14	180n/509.5n
M13	540n/180n
M6	540n/180n
M7	270n/180n
M12	1558.198n/180n
M5	180n/720n

Mosfet Number {Cascode amplifier}	W/L
M1	1620n/180n
M2	1620n/180n
M3	1260n/180n
M4	1260n/180n

Bias Voltage	Values
Vbias1	0.99V
Vbias2	0.91V
Vbias3	0.8V
Offset source voltage	0.64V

Responses




Fig: Bias Voltages




Fig: Frequency Response of Vout

22nm Technology

Procedure




Fig: Beta Multiplier for 22 nm technology




Fig: Current mirror implementation for 22 nm technology




Fig: Cascode amplifier

For 22nm same approach is adopted

Following inequalities is what we get

To drive all the mosfet in saturation we get these inequalities.

$$V_{g4} < V_{d3} + 0.3 \rightarrow (1)$$

$$V_{g3} < V_{d2} + 0.3 \rightarrow (2)$$


$$V_{g3} > 0.3 + V_{d3} \rightarrow (3)$$

$$V_{g2} > V_{d2} - 0.3 \rightarrow (4)$$

$$V_{g2} < V_{d1} - 0.3 \rightarrow (5)$$

$$V_{g1} > V_{d1} - 0.3$$

$$V_{g1} \leq 0.8 - 0.3 = 0.5$$



After taking similar approach as that of 180nm we get following bias voltages that achieve our target.

$$V_{g1} = 0.3 \text{ V}$$

$$V_{g2} = 0.1 \text{ V}$$

$$V_{g3} = 0.785 \text{ V}$$

$$V_{g4} = 0.465 \text{ V}$$

To calculate W/L ~~we~~ I adopted the similar approach as that of 180nm where

$$g_m = 4n \cdot C_{ox} \frac{W}{L} (V_{gs} - V_{th})$$

$$\text{where } g_m = 87.964 \times 10^6 \quad \left\{ f = 700 \text{ kHz} \right\}$$

But theoretical calculation doesn't achieve our goal because of not considering non-idealities hence after several trial and error we get this results.

Mosfet Number {Current Mirror}	W/L
M16	58n/44n
M1	44n/22n
M10	88n/22n
M11	1530n/44n
M9	660n/44n
M8	540n/180n
M14	55n/44n
M13	440n/44n
M6	540n/44n
M7	270n/44n
M12	778n/22n
M5	22n/990n

Mosfet Number {Cascode amplifier}	W/L
M1	819n/44n
M2	819n/44n
M3	820.52n/44n
M4	820.52n/44n

Bias Voltage	Values
Vbias1	0.3V
Vbias2	0.1V
Vbias3	0.785V
Offset source voltage	0.465V

Responses




Fig: Bias Voltages




Fig: Frequency response of Vout

Layout in Magic for 180 nm:

- Magic layout was designed according to the given parameters. Each block in the magic corresponded to 90nm.)
- Metal 1 was used to made the connections and Vdd and ground.
- Polysilicon was used to lay the gate.
- Design Rule Check was obtained zero

Layout Schematics




Fig: Cascode amplifier




Fig: Current Mirror