
Single Electron Transistor

Outline

- **■ SET** integration
- **■ SET** operation
- **□ SET Application**
- **■** SET fabrication
- **■ SET-CMOS** hybridization
- Hybrid SET-CMOS co-simulation
- □ Hybrid SET-CMOS logic design, analysis and simulation
- SET logic drivability & its enhancement
- **□** SET vs CMOS logic
- Future recommendations

Future of microelectronics and nanoelectronics



Logic Technology Tables

Table 1 – Extending MOSFETs to the End of the Roadmap

CNT FETs
Graphene nanoribbons
III-V Channel MOSFETs
Ge Channel MOSFETs
Nanowire FETs
Non-conventional
Geometry Devices

Table 2- Unconventional FETS, Charge-based Extended CMOS

Tunnel FET
I-MOS
Spin FET
SET
NEMS switch
Negative Cg MOSFET

Table 3 - Non-FET, Non Charge-based 'Beyond CMOS' devices

Collective Magnetic Devices Moving domain wall devices Atomic Switch Molecular Switch Pseudo-spintronic Devices Nanomagnetic (M:QCA)

Single electron transistor (SET) –CMOS hybridization

SET logic

- ✓ Scaling potential
- ✓ Ultra low power dissipation
- ✓ New functionalities
- ✓ Room temperature operation
- Reproducibility at nanoscale
- Low Current drive (~nA)
- Back ground charge effect

CMOS logic

- ✓ High gain and current drive
- ✓ High Speed
- ✓ Very stable & matured fabrication technology
- **>** Power density
- Sub 10 nm physical limits & process variations at nanoscale

CMOS advantage can compensate SET disadvantage SET advantage can compensate CMOS disadvantage

SET circuits can be stacked above CMOS platform to achieve:


- Functional and heterogeneous 3-D integration.
- Low cost, low thermal budget, improving yield of ICs.

SET-CMOS 3-D integration

In hybrid SET-CMOS ICs,

- SET based design is more efficient for local architecture and its interconnect and the hybrid SET-CMOS design for global interconnect.
- CMOS is essential for I/O, signal restoration, and maintaining compatibility with the established technology.


Address interfacing issue wherein we exploit the maximum capability of SET logic in terms of driving capability, voltage response & power for room temperature operation.



SET-CMOS 3-D integration

Section of SET-CMOS interface unit

It is necessary to demonstrate the SET logic driving capability for CMOS with sufficient current drive and output voltage at room temperature.



Basics of Single-Electron Tunneling

Capacitor stores energy:

$$E_C = C \times V^2/2$$

• To charge a capacitor by *le* requires potential

• To charge a capacitor by Te requires potential difference
$$V = e/C,$$
• The charging energy E_C

$$E_C = C \frac{V^2}{2} = C \frac{\left(\frac{e}{C}\right)^2}{2} = \frac{e^2}{2C}$$

• To observe SET effects the following condition must be fulfilled

$$E_C >> kT$$


- To pass the current capacitor must be "leaky", but not too leaky (tunnel junction):
 - Typical charge/discharge time $\Delta t = RC$
 - From Heisenberg uncertainty principle:


$$\Delta E \cdot \Delta t = \frac{e^2}{2C} RC > \frac{\hbar}{2}$$

$$R_J > \frac{h}{e^2}$$
 $C < \left(\frac{kT}{e}\right)\frac{1}{e}$


Junneling. by decreasir Enze me can contine Some propositel FLO T EB COULDMB BlodeADE. 2 Ruke.

In order to avoid random funding we are controlling The Unlestainty in The ever takes to add on electron to be well which next be less man on equal to the actual energy it takes negne we wered a very







Single Electron Transistor



SET background



- SET fabricated at UdeS by Nanodamascene process. 1, 2
- Device capacitances calculated by parallel plate method.



$$C_{\Sigma} = 2C_j + C_G + C_B$$

SET device feasible parameter range and capacitance calculation

Tunnel junction capacitance (Cj) range calculation					
w _i (nm)	d _i (nm)	t _i (nm)	C _j (Farad)		
3 - 20	2 - 8	1 - 10	1.16e-20 - 3.10e-18		
Gate capacitance range calculation					
w _g (nm)	d _g (nm)	t _g (nm)	C _g / C _b (Farad)		
30	20 - 60	1 - 10	1.73e-20 - 5.18 e-19		

- 1. Dubuc et al., Applied Physics Letters, '07
- 2. Dubuc et al., IEEE Trans. on Nanotechnology, '08

14

Capacitance calculation

Cg, Cb and Ci are calculated using parallel plate model using the below equations.

$$C_{g,}C_{b} = \varepsilon_{r(SiO_{2})} \, \varepsilon_{0} \frac{w_{g} t_{g}}{d_{g}} \tag{3.1}$$

As in figure 3.1, for a SET, w_g and t_g are the width and thickness of the gate and d_g is the separation between the island and gate.

 ε_r is the relative static permittivity = 3.9 for SiO₂

 ϵ_0 is the permittivity of free space where $\epsilon_0 = 8.854 \times 10^{-12}$ F/m


$$C_j = \varepsilon_{r(TiO_2)} \, \varepsilon_0 \frac{w_i t_i}{d_i} \tag{3.2}$$

As in figure 3.1, for a SET w_i and t_i are the width and thickness of the tunnel junction and d_i is the separation between the island and the source or the drain.


 ε_r is the relative static permittivity = 3.5 for TiO₂

 ϵ_0 is the permittivity of free space where $\epsilon_0 = 8.854 \times 10^{-12}$ F/m


SET characteristics



Biasing SET through tuning gate results in complementary behaviour compared with unbiased one, similar to P and N type MOSFETs.




SET oscillations characteristics (Unbiased tuning gate)




SET oscillations characteristics (Biased tuning gate)

SET-CMOS high performance circuit examples


Multi peak NDR device / Multiple value logic / SRAM cell




Quantizer




One-bit full adder



Parallel SETMOS with three-gate SET transistor as AND, NOR and XOR gate



3-bit ADC



Other significant applications

- SET as a photon detector
- SET as a mixer
- RF SET
- SETs in micromechanical applications
- SETs in microscopy (Charge sensitive tips)

SETs in different material systems

- Metal-metal oxide SETs
- Semiconductor dot SETs (GaAs, Si, InAs)
- Carbon nanotube SETs
- Nanotube and nanowire SETs (CNTs, InAs nanowires)
- SETs using MOSFET structures




Fig. 3.24 SETs using discrete Si nanocrystals. (a) SET using an ultra-thin, granular nanocrystalline silicon film (Yano *et al.*, 1995). (b) SET with Si nanocrystals deposited in a nanoscale gap between source and drain contacts (Dutta *et al.*, 2000b). (c) Vertical transport device, with Si nanocrystals deposited in a hole etched in a SiO₂ film (Nishiguchi and Oda, 2000).




Figure 2.8 SET schematic.

1. Si wafer preparation:

The Si wafer is oxidized to obtain 100 nm thick SiO 2 layer on which the devices will be fabricated.

2. Photolithography:




Figure 2.9 (a) Photo mask for 36 SETs with MIM and TLM structures (b), (c), (d) Zoomed images of (a) (SEDIMOS project documentation).

3. The trench formation:




Figure 2.10 SET trench formation (SEDIMOS project documentation) (a) First EBL (b) SiO₂ dry etch

4. Ti island and gate formation:




Figure 2.11 SET Ti island and gate formation (SEDIMOS project documentation) (a) Second EBL (b) Ti deposition (c) Lift –off

5. The tunnel junction formation:




Figure 2.12 SET tunnel junction formation, oxidation (SEDIMOS project documentation).

6. The source and the drain formation:





Figure 2.13 SET Source and Drain formation (SEDIMOS project documentation). (a) Ti deposition (b) CMP

Design parameter considerations

- Operating temperature $T \propto e^2/(2k_BC_\Sigma)$, consider $e^2/C_\Sigma = 40 k_BT$ for design,
- □ Voltage level $\propto e/C_{\Sigma}$,
- Device maximum operating frequency $\propto 1/(R_t C_{\Sigma})$, but when $C_L > C_{\Sigma}$, C_L affects the frequency,
- SET inverting voltage gain is $A_V = C_g/C_j$; but is also a function of temperature.




$$\begin{aligned} \mathbf{C}_{S1} &= \mathbf{C}_{D1} = \mathbf{C}_{S2} = \mathbf{C}_{D2} = \mathbf{C}_{j} & \mathbf{C}_{g1} = \mathbf{C}_{g2} = \mathbf{C}_{g} \\ \mathbf{R}_{S1} &= \mathbf{R}_{D1} = \mathbf{R}_{S2} = \mathbf{R}_{D2} = \mathbf{R}_{t} & \mathbf{C}_{b1} = \mathbf{C}_{b2} = \mathbf{C}_{b} \end{aligned}$$

SET inverter circuit.

SET-Inverter: Design Methodology

Methodology

- Analyze either SET-1 or SET-2 part of circuit.
- For each junction derive **critical voltages** (V_{C3} & V_{C4}) and **tunnel junction voltages** (V_{J3} & V_{J4}) using Thevenin's & Superposition theorem respectively.
- Derive inequalities by relating above equations for different circuit conditions.
- Optimise parameters based on electrical constraints & within the fabrication range.



The n-switch, circuit diagram to calculate the tunnel junction voltage

SET-Inverter: Analytical derivation

SET-2 characteristic equations

Critical voltages

$$V_{C3} = \frac{e\left(C_L + C_{b2} + C_{g2} + C_{D2}\right)}{2 C_{\Sigma} \left(C_{S2} + C_L\right)}$$

$$V_{C4} = \frac{e}{2 C_{\Sigma}}$$

Tunnel junction voltages

$$V_{J3} = \frac{1}{C_{\Sigma}} \begin{bmatrix} V_{O} \frac{(C_{g2} + C_{b2} + C_{D2})C_{L}}{C_{g2} + C_{b2} + C_{D2} + C_{L}} - V_{i} \frac{C_{L}C_{g2}}{C_{g2} + C_{L}} \\ -V_{S} \frac{C_{b2}C_{L}}{C_{b2} + C_{L}} - q_{2} \end{bmatrix}$$

$$C_{\Sigma} = \frac{C_{S2}C_{L} + (C_{S2} + C_{L})(C_{D2} + C_{g2} + C_{b2})}{(C_{S2} + C_{L})}$$

$$V_{J4} = \frac{1}{C_{\Sigma}} \left[V_{O} \frac{C_{S2}C_{L}}{C_{S2} + C_{L}} + C_{g2}V_{i} + C_{b2}V_{S} + Q_{2} \right]$$


Similar derivations can be carried out for SET-1

SET inverter: Analysis and parameter derivation

□ The optimised parameters are,


$$C_i = 3e-20, C_b = 5e-20, C_g = 4.5e-20$$


The SET inverter parameters are simulated in CADENCE & verified in SIMON



SET inverter transient analysis

Integrated SET-CMOS circuit architecture, design and simulation







Circuit diagram. Hybrid SET-CMOS cascaded inverter with inter connect parasitics.

Model

 C_{wire} & R_{wire} represents interconnect parasitic & simulated by its π model equivalent to study interconnect effects on bandwidth and delay.

Hybrid SET-CMOS cascaded inverter: Simulation results






Effect of interconnect length on delay & bandwidth

Summary

- SET inverter can drive FET inverter plus interconnect with a stable output voltage of 800 mV and GHz frequency operation.
- □ Delay & load at SET inverter output are directly proportional.
- □ Hybrid circuit response improves with CMOS at higher technology node.

Hybrid SET-CMOS cascaded inverter: Power




Circuit diagram. Hybrid SET-CMOS cascaded inverter with interconnect parasitics.

Power consumption by SET and CMOS inverter in Hybrid circuit

Power	SET inverter	CMOS inverter	Hybrid circuit
Static power	3.2 nW	23.1 nW	26.3 nW
Total power	4.6 nW	115.4 nW	120 nW
Dynamic power	1.4 nW	92.3 nW	93.7 nW


SET logic (Inverter) drivability

- □ In all the ICs, driving capability is limited by load.
- Because of SETs small dimension, influence of external device & interconnect strongly affects circuit behaviour.




(22-nm node)

SET inverter driving capability: Simulation results




SET fanout simulation, effect of varying load on delay & bandwidth

Enhance SET logic driving capability: SET logic in parallel




Delay analyses to improve SET logic efficiency



Summary

- □ Graph shows that the SET inverter delay can be greatly improved (87 ps to 30 ps), just by connecting up to 3 inverters in parallel.
- Overall SET inverter delay decreased from 231ps to 30 ps.
- Delay improved further by more number of parallel logics.

Comparison between SET and CMOS logic



Simulation setup to compare SET inverter and a CMOS inverter

Comparison between SET and CMOS logic

	CMOS cascaded inverter	SET cascaded inverter
Total power	130 nW	4 nW
-3 dB bandwidth	81 GHz	210 GHz
delay	8 ps	3 ps

Conclusion

- SET logic outperforms CMOS in terms of delay, bandwidth, and power but must be integrated with CMOS to interface with external world.
- Results advocate circuits made of SETs while resorting to as little CMOS as possible, which has the advantage of minimizing interconnect complexity.