

→ Codes - It is representation of no / letters / words by a special grp of symbols.

eg:- MORSE CODE - series of dots & dashes ... - - - - -

→ BCD (Binary coded Decimal). (8421)

In this code, each decimal digit is represented by a 4-bit binary no.

Positional weights are 8 - 4 - 2 - 1

Decimal

BCD

8 4 2 1

# 4 bits are necessary.

0 0 0 0

in order to

1 0 0 0 1

cover 8 + 9,

2 0 0 1 0

# as the bits are 4 :

3 0 0 1 1

combination are  $2^4 = 16$

4 0 1 0 0

5 0 1 0 1

6 0 1 1 0

10 1010

} decimal no.

7 0 1 1 1

11 1011

} not decimal

8 1 0 0 0

12 1100

digits

9 1 0 0 1

13 1101

(Invalid / Forbidden Grps)

e.g:- 0111 1010 1100

Conversion of decimal no to BCD.

(i)  $(17)_{10} \rightarrow 00010111$

(ii)  $(10)_{10} \rightarrow 00010000$

(iii)  $10100 \text{ BCD} \rightarrow (14)_{10}$

(iv)  $1001001 \text{ BCD} \rightarrow (49)_{10}$

- Advantage

1. easy to code & decode.

2. 7 segment display.

- Disadvantage

1. code density is high.

2. To change a no. we have to change more no. of bits.

\* To overcome this method, we have to go for grey code.

→ BCD Addition (simply Binary Addition)

1. Sum  $\leq 9$ , Final carry = 0. --- Ans is correct.

2. Sum  $\leq 9$ , Final carry = 1, add 6 = 0110

3. Sum  $\geq 9$ , Final carry = 0, add 6 = 0110.

Q  $2_{10} + 6_{10}$

$0\ 0\ 1\ 0$	$0\ 1\ 1\ 0$	$0+0=0$	$c=0$
$+ 0\ 1\ 1\ 0$	$1\ 1\ 1\ 0$	$0+1=1$	$1$
$1\ 0\ 0\ 0$	$1\ 1\ 1\ 0$	$1+1=0$	$0$
$1\ 0\ 0\ 0 \rightarrow 8_{10} 0\ 9\ 0\ 1$			

Q  $3_{10} + 7_{10}$

$0\ 0\ 0$	$0\ 1\ 1$	$0+1=1$	$c=1$
$+ 0\ 1\ 1$	$1\ 1\ 0$	$1+1=0$	$0$
$1\ 0\ 1\ 0$	$> 9$	∴ not BCD	

Q  $10000_2 + 110_2$

$0\ 0\ 0\ 1$	$0\ 0\ 0\ 0$	$= 110_{10} = 10010_2$
--------------	--------------	------------------------

Q.  $8_{10} + 9_{10}$

$$\begin{array}{r}
 1000 \\
 ① 1001 \\
 10001 \\
 + 0110 \\
 \hline
 10111
 \end{array}$$

$\hookrightarrow 17$

Q.  $57_{10} + 26_{10}$

$$\begin{array}{r}
 0101 ① 0111 \\
 0010 ② 0110 \\
 \hline
 10111 ③ 1100 \\
 + 0110 \\
 \hline
 ④ 0010 \\
 0111 \\
 + 1 \\
 \hline
 1000 \quad \rightarrow 1000, 0010 \\
 \hline
 \end{array}$$

$\hookrightarrow 83$

$\rightarrow$  2-4-2-1 code

Decimal digit

0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0 (0+4×1+2×1+1)
7	0 1 1 1
8	1 1 1 0
9	1 1 1 1

→ Excess - 3 code (Decimal  $\rightarrow$  8-4-2-1 code)  $\xrightarrow{\text{Add } 0011}$  Excess - 3

Decimal	BCD	$x_3 - 3$
0	0000	$0000 + 0011 = 0011$
1	0001	$0001 + 0011 = 1100$
2	0010	$0010 + 0011 = 0101$
3	0011	$0011 + 0011 = 0110$
4	0100	$0100 + 0011 = 0111$
5	0101	$0101 + 0011 = 1000$
6	0110	$0110 + 0011 = 1001$
7	0111	$0111 + 0011 = 1010$
8	1000	$1000 + 0011 = 1011$
9	1001	$1001 + 0011 = 1100$

Q Excess - 3 code for decimal no.

iii) 24.

$$\begin{array}{r}
 \textcircled{1} \\
 \begin{array}{r}
 0010 \quad 0100 \\
 0011 \quad 0011 \\
 \hline
 0101 \quad 0111
 \end{array}
 \xrightarrow{\text{1010 - 1011}} 1101
 \end{array}$$

$$\begin{array}{r}
 \textcircled{2} \\
 \begin{array}{r}
 0010 \quad 0100 \quad 0000 \\
 0011 \quad 0011 \quad 0011 \\
 \hline
 1001 \quad 1000 \quad 1011
 \end{array}
 \xrightarrow{\text{1010 - 1011}} 1101
 \end{array}$$

→ Gray Code / R or Reflected Binary Code / Cyclic code.

- unweighted code
- unit distance code & minimum error code.
- 2 successive values differs in a single 1 bit
- Primary no. is converted to g-c to reduce switching operation  $3 \leftrightarrow 4$  3bit change.

<u>Decimal</u>	<u>Binary</u>	<u>grey - code</u>
0	0000	0000
1	0001	0001
2	0010	0011
3	0011	0010
4	0100	0110
5	0101	0111
6	0110	0101
7	0111	0100
8	1000	1100
9	1001	1101
10	1010	1110
11	1011	1110
12	1100	1010
13	1101	1011
14	1110	1000
15	1111	0000
16	10000	

- Applications of Grey Code -

→ LOGIC GATES AND BOOLEAN ALGEBRA !

These are basic building blocks of any digital circuit  
An electronic device that gives logical output based on input.

$\{$  OR gate  $\Rightarrow$   $Y = A + B$  IC = 7432

AND gate  $\Rightarrow$   $Y = A \cdot B$  IC = 7408

$\{$  only 1. NOT gate  $\Rightarrow$   $Y = \bar{A}$  IC = 7404.

NOR gate  $\Rightarrow$   $Y = \overline{A+B}$  IC = 7402 acts as NOT gate if B is short circuit

NAND gate  $\Rightarrow$   $Y = \overline{A \cdot B}$  IC = 74001


XOR (EX-OR) exclusive OR. IC = 7486.

A	B	Y
0	0	0
1	0	1
0	1	1
1	1	0



XNOR (symmetric Gate). IC = 7408

A  $\Rightarrow$   $Y = A \oplus B$

A	B	Y
0	0	1
1	0	0
0	1	0
1	1	1



14 pins in IC.



- Boolean Algebra - George Boole (1854).

mathematics of digital logic is called boolean algebra.  
different from arithmetic algebra ∵ only 2 values - 0's & 1's

- Boolean Variable - any value which can pass either 0 or 1.  
eg:- x, A, W.

- literals - complement of boolean variable or without.  
eg:- x,  $\bar{x}$ , A,  $\bar{A}$ .

- Boolean Expression - used to express relation b/w a logic.  
visuals Input & outputs.

eg:-  $y = A + B$        $F = \overline{xyz} + y$

- Boolean Theorem :-

1. Single Value Theorem (Intersection). + (Union).

(i)  $x \cdot 0 = 0$

(ii)  $x \cdot 1 = x$

(iii)  $x \cdot x = x$

(iv)  $x + \bar{x} = 1$

(v)  $x + \bar{x} = 1$

(vi)  $x + 0 = x$

(vii)  $x + 1 = 1$

(viii)  $x + x = x$

Demorgan Law

$$\overline{A \cdot B} = \bar{A} + \bar{B}$$

$$\overline{A + B} = \bar{A} \cdot \bar{B}$$

$$\overline{A \cdot B \cdot C} = \bar{A} + \bar{B} + \bar{C}$$

## 2. Multiple Variable Theorem.

a)  $x+y = y+x$ .

b)  $(x+y)+z = x+(y+z)$

$(x+y) \cdot z = (x \cdot z) + (y \cdot z)$

$(x \cdot y) + z = (x+z) \cdot (y+z)$ .

$x+xy = x(1+y) = x$ .

$x+\bar{x}y = x+y$ .

$\bar{x}+xy = \bar{x}+y$ .

commutative

associative

distributive

Q. Simplify the expression using De Morgan law.

1.  $z = (\bar{A}+C)(B+\bar{D})$

$= \bar{A} \cdot C + B \cdot \bar{D}$

$= (A \cdot \bar{C}) + (\bar{B} \cdot D)$

2.  $w = (A + \bar{B}C)$

$= \bar{A} \cdot \bar{B} \cdot \bar{C}$

Q. Simplify the expression & implement using appropriate logic gate.

1.  $Y = A + A \cdot B + \bar{A}BC$


2.  $Y = (\bar{A} + \bar{B})C + ABC$

$= \bar{A}C + \bar{B}C + ABC$

$= \bar{A}C + BC(1+A)$

$= \bar{A}C + BC$


$= C(\bar{A} + B)$



3.  $Y = \bar{A}\bar{B}D + \bar{A}\bar{B}\bar{D}$

$= \bar{A}\bar{B}(D + \bar{D})$

$= \bar{A}\bar{B}$



$$\begin{aligned} 4. \quad Z &= (\bar{A} + B) \cdot (A + B) \\ &= (\bar{A} \cdot A) + B \\ &= 0 + B = B \end{aligned}$$

$$\begin{aligned} 6. \quad Y &= \overline{ABC\bar{D}} + \overline{ABCD} \\ &= \overline{ABD} (C + \bar{C}) \\ &= \overline{ABD} \end{aligned}$$

$$\begin{aligned} 5. \quad X &= ACD + \overline{ABCD} \\ &= ACD (A + B\bar{A}) \\ &= CD (A + B) \end{aligned}$$

$$\begin{aligned} 7. \quad Y &= \overline{AD} + ABD \\ &= D (\bar{A} + AB) \\ &= D (A + B) \end{aligned}$$

- Canonical or Standard form of Boolean expression:-

$$F_1 = xyz$$

$$F_2 = xy + y\bar{z} \rightarrow \text{Boolean function.}$$

Truth Table Representation.

x	y	z	$F_1$	$F_2$
0	0	0	0	0
0	0	1	0	0
0	1	0	0	1
0	1	1	0	0
1	0	0	0	0
1	0	1	0	0
1	1	0	0	1
1	1	1	1	1

Complement of function  $\rightarrow F = \overline{F}$

$$F = \bar{x}\bar{y}\bar{z} + \bar{x}yz \Rightarrow \overline{F} = (x + \bar{y} + z) \cdot (x + y + \bar{z})$$

Dual of function  $\bullet \rightarrow + \quad + \rightarrow \circ$

- Minterms & Maxterms

For a 2 variable x, y.

The AND outputs may be  $xy, \bar{x}y, x\bar{y}, \bar{x}\bar{y}$

- Sum of Product Form (SOP)

$$F_1 = xy + y\bar{z}$$

$$F_2 = x + \bar{x}y$$

- Standard SOP form.

$$F_1 = x + xy \quad \text{X SOP}$$

$$\begin{aligned} F_1 &= x(y + \bar{y}) + xy \\ &= xy + x\bar{y} + xy \\ &= xy + xy \end{aligned}$$

$$F_2 = xy + y\bar{z}$$

$$\begin{aligned} F_2 &= xy(z + \bar{z}) + y\bar{z}(x + \bar{x}) \\ &= xyz + xy\bar{z} + x\bar{y}\bar{z} + \bar{x}y\bar{z} \\ &= xyz + xy\bar{z} + \bar{x}y\bar{z} \end{aligned}$$

- Minterms

2 variables:  $x, y$  OR using the outputs given  
 $x+y, \bar{x}+\bar{y}, \bar{x}+y, x+\bar{y}$

- Product of Sum (POS).

$$F_1 = (x+y)(x+\bar{y})$$

$$F_2 = x(\bar{x} + \bar{y})$$

- Standard POS

$$F_2 = x(\bar{x} + \bar{y})$$

$$= (x+0)(\bar{x} + \bar{y})$$

$$= (x+y\cdot\bar{y})(\bar{x} + \bar{y})$$

x	y	z	minterms.	maxterm	$F_1$	$F_2$
0	0	0	$\overline{xyz}$	$\overline{x+y+z}$	0	0
0	0	1	$\overline{xyz}$	$\overline{x+y+z}$	1	0
0	1	0	$\bar{x}y\bar{z}$	$\bar{x}+y+\bar{z}$	0	0
0	1	1	$\bar{x}yz$	$\bar{x}+y+z$	0	1
1	0	0	$\overline{xyz}$	$x+\bar{y}+\bar{z}$	1	0
1	0	1	$\overline{xyz}$	$x+\bar{y}+z$	0	1
1	1	0	$\overline{xy\bar{z}}$	$x+y+\bar{z}$	0	1
1	1	1	$\overline{xyz}$	$x+y+z$	1	1

• Conversion of SOP to POS.

$$F_1 = \bar{x}\bar{y}z + x\bar{y}\bar{z} + xy\bar{z} = m_1 + m_4 + m_7 = \sum(1, 4, 7).$$

$$\bar{F}_1 = \overline{xyz} + \bar{x}\bar{y}\bar{z} + \bar{x}yz + xy\bar{z} + x\bar{y}\bar{z}$$

$$\bar{F}_1 = (x+y+z) \cdot (x+\bar{y}+z) \cdot (x+\bar{y}+\bar{z}) \cdot (\bar{x}+y+\bar{z}) \cdot (\bar{x}+\bar{y}+\bar{z}).$$

Conversion b/w SOP & POS form.

$$\text{SOP} \rightarrow F_1 = \sum(0, 1, 2, 4, 5). \quad F_1 = \bar{x}(3, 6, 7).$$

$$\bar{F}_1 = \sum(3, 6, 7) : (x+\bar{y}+\bar{z})(\bar{x}\bar{y}+z)(\bar{x}+\bar{y}+\bar{z}) \quad \bar{F}_1 = \bar{x}$$

$$\text{POS.} \rightarrow \bar{F}_1 = \bar{x}(3, 6, 7) \quad (0, 1, 2, 4, 5). \quad \bar{F}_1 = \sum(0, 1, 2, 4, 5).$$

Q Convert in another form

$$F(x, y, z) = \sum(1, 3, 7) \quad F(x, y, z) = \bar{x}(0, 1, 2, 3, 4, 6, 12).$$

Q Express the following, in SOP & POS form.

$$F(x, y, z, w) = \bar{y}w + \bar{x}w + yw.$$

Q Express in SPOS & SSOP.

$$F_2 = xyz + \bar{x}z.$$

$$F_3 = x + \bar{x}y + z$$

$$F_4 = y\bar{z} + xy\bar{z}$$

Q For the given truth table, minimize the SOP expression.

A	B	Y
0	0	0
0	1	1
1	0	0
1	1	1

Simplify the expression for

$$Y(A, B) = \sum_m(0, 2, 3).$$

$$= \bar{A}\bar{B} + A\bar{B} + AB$$

$$= \bar{A}\bar{B} + A(\bar{B} + B)$$

$$= \bar{B} + A$$

$$\bar{A}\bar{B} + AB = B(\bar{A} + A)$$

$$= B.$$

Q. For the given truth table, minimize the POS expression

A	B	Y	$(A + \bar{B}) \cdot (\bar{A} + \bar{B}) = (A \cdot \bar{A}) + \bar{B}$
0	0	1	$= 0 + \bar{B}$
0	1	0	$= \bar{B}$
1	0	1	
1	1	0	

$$\begin{aligned} Y &= \sum(M_0, M_2) \\ \bar{Y} &= \sum(M_1, M_3) \\ \bar{Y}_{POS} &= (A + \bar{B}) \cdot (\bar{A} + \bar{B}) \end{aligned}$$

Q. Express the following in SOP & POS form.

$$F(x, y, z, w) = \bar{y}w + \bar{x}w + yw$$

$$F(x, y, z) = (xy + z)(xz + y)$$

$$\begin{aligned} \text{Ans:- } F_1 &= x + \bar{y}z \\ &= x(y + \bar{y}) (z + \bar{z}) + (x + \bar{x}) \bar{y}z \\ &= (xy + x\bar{y})(z + \bar{z}) + x\bar{y}z + \bar{x}\bar{y}z \\ &= xyz + x\bar{y}z + x\bar{y}z + x\bar{y}z + x\bar{y}z + \bar{x}\bar{y}z \\ &= xyz + x\bar{y}z + x\bar{y}z + xy\bar{z} + \bar{x}\bar{y}z \end{aligned}$$

$$\begin{aligned} F_2 &= xy + \bar{x}z \\ &= (x + \bar{x}y)(y + \bar{x}z) \\ &= (x + \bar{x})(x + z)(y + \bar{x})(y + z) \\ &= (x + y\bar{y} + z)(\bar{x} + y + \bar{z})(x\bar{x} + y + z) \\ &= (x + y + z)(x + \bar{y} + z)(\bar{x} + y + z)(\bar{x} + y + \bar{z}) \\ &\quad (x + y + z)(x + y + z) \end{aligned}$$

$$\begin{aligned} F_3 &= x + \bar{y}z + z \\ F_4 &= y\bar{z} + x\bar{y}z \end{aligned} \quad \left. \begin{array}{l} \text{convert in standard} \\ \text{POS} \rightarrow \text{SOP} \end{array} \right\}$$

Binary system - 0, 1

Ternary system - 0, 1, 2

Quadruple system - 0, 1, 2, 3

Octal system - 0, 1, 2, 3, 4, 5, 6, 7.

Hexadecimal system - 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F

Decimal system - 0, 1, 2, 3, 4, 5, 6, 7, 8, 9

→ Simplification of boolean functions:-

→ K-Map method

- provides a systematic method of boolean function.
- K-map is a map made of squared n-variable will have  $2^n$  minterms  
 $2^n$  no. of squares.

ii) 2-variable map

$$n=2 \quad 2^n = 2^2 = 4 \rightarrow 4 \text{ minterms} \quad 4 \text{ squares}$$

$x \backslash y$  0 1

0	$\bar{x}\bar{y}$	$\bar{x}y$	
1	$x\bar{y}$	$xy$	

e.g.:  $x \backslash y$  0 1

00		
01	1	1

$$F = \bar{x}\bar{y} + xy$$

$x \backslash y$  0 1

0		
1	1	1

$$\begin{aligned} F &= \bar{x}\bar{y} + x\bar{y} + \bar{x}y \\ &= y + x\bar{y} \\ &= x + y \end{aligned}$$

## (ii) 3-variable Map:-

 $n=3$ 

$$2^n = 2^3 = 8$$

minterms

8 squares.

$x \backslash yz$	00	01	11	10
0	$\bar{x}yz$	$\bar{x}yz'$	$\bar{x}yz$	$\bar{x}yz'$
1	$\bar{x}yz$	$\bar{x}yz'$	$\bar{x}yz$	$\bar{x}yz'$

eg:- map  $F = \sum(0, 1, 2, 3)$  on k-map.

$x \backslash yz$	00	01	11	10
0	1	1	1	1
1				

eg:- map  $F = x + z$  on k-map.

$x \backslash yz$	00	01	11	10
0		1	1	
1	1	1	1	1

eg:-  $F = \bar{y}z$ .

$x \backslash yz$	00	01	11	10
0		1		
1		1		

eg:-

$$F = \bar{y}$$

$x \backslash yz$	00	01	11	10
0	1	1		
1	1	1		

→ Grouping the 1's

$x \backslash yz$	00	01	11	10
0			(1)	(1)
1	(1)		(1)	

$x \backslash yz$	00	01	11	10
0	(1)	(1)		(1)
1	1	1		(1)(1)

$$\bar{y}z + x + \bar{x}\bar{y}z$$

$$\bar{y} + \bar{x}y + xy$$

(i) Simplify the boolean function.

$$(i) F = \sum(0, 2, 3, 4, 5)$$

	00	01	11	10
0	1		1	1
1	1	1		

$$\Rightarrow \bar{y}\bar{z} + \bar{x}y + xy$$

$$(ii) F = \sum(0, 2, 4, 5, 6)$$

	00	01	11	10
0	1			1
1	1	1		1

$$G_1 = (\bar{x}yz, \bar{x}y\bar{z}, \bar{x}y\bar{z}, xy\bar{z})$$

→ wrapping around.

$$F_2 = \bar{z} + xy$$

$$(iii) F = \bar{x}z + \bar{x}y + x\bar{y}z + yz$$

0	1	1	1	1
1	1	1	1	1
2	1	1	1	1

$$F = z + \bar{x}y$$

### Problems

$$F(x, y, z) = \sum(3, 5, 6, 7)$$

$$F(x, y, z) = \sum(0, 1, 2, 5, 7)$$

$$F(x, y, z) = xy + \bar{x}yz + \bar{x}yz$$

$$F(A, B, C) = \bar{A}\bar{B} + B\bar{C} + \bar{A}\bar{B}\bar{C}$$

### 4-variable Map

$$n=4, 2^n = 2^4 = 16 \Rightarrow 16 \text{ minterms}$$

	00	01	11	10	16 Squares
00	$\bar{x}\bar{y}\bar{z}\bar{w}$	$\bar{x}\bar{y}z\bar{w}$	$\bar{x}yz\bar{w}$	$\bar{x}y\bar{z}w$	
01	$\bar{x}y\bar{z}w$	$\bar{x}yz\bar{w}$	$\bar{x}yzw$	$\bar{x}y\bar{z}w$	
11	$x\bar{y}\bar{z}w$	$x\bar{y}z\bar{w}$	$x\bar{y}zw$	$x\bar{y}\bar{z}w$	
10	$x\bar{y}z\bar{w}$	$x\bar{y}zw$	$xy\bar{z}w$	$x\bar{y}zw$	

Q. Simplify the boolean function

(ii)  $F = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 12, 13, 14)$

xy	00	01	11	10
wz	00	01	11	10
00	1	1		1
01	1	1		1
11	1	1		1
10	1	1		

$$F = \bar{z} + \bar{w}\bar{w} + \bar{w}y$$

$$\begin{aligned}
 (iii) \quad F &= \bar{w}xy\bar{z} + \bar{x}yz\bar{z} + \bar{w}xy\bar{z} + w\bar{w}y \\
 &= \bar{w}\bar{x}\bar{y}(z + \bar{z}) + (w + \bar{w})\bar{x}yz\bar{z} + \bar{w}x\bar{y}\bar{z} + w\bar{x}\bar{y}(z + \bar{z}) \\
 &= \bar{w}xyz + \bar{w}wyz + \bar{w}xy\bar{z} + \bar{w}xy\bar{z} + \bar{w}xy\bar{z} + w\bar{w}yz \\
 &\quad + w\bar{w}yz
 \end{aligned}$$

xy	00	01	11	10
wz	00	01	11	10
00	1	1		1
01				1
11				
10	1	1		1

$$= \bar{x}\bar{y} + \bar{x}y\bar{z} + \bar{w}y\bar{z}$$

$$\begin{aligned}
 &= \bar{w}xy + \bar{x}y\bar{z} + \bar{w}xy\bar{z} + w\bar{w}y \\
 &= (w + \bar{w})\bar{w}y + y\bar{z}(\bar{x} + \bar{w}x) \\
 &= \bar{x}\bar{y} + y\bar{z}((x + \bar{x})(\bar{x} + \bar{w})) \\
 &= \bar{x}\bar{y} + y\bar{z}(\bar{x} + \bar{w}) \\
 &= \bar{x}\bar{y} + \bar{x}y\bar{z} + y\bar{z}\bar{w} \\
 &= \bar{x}(\bar{y} + y\bar{z}) + \bar{w}y\bar{z} \\
 &= \bar{x}(\bar{y} + \bar{z}) + \bar{w}y\bar{z} = \bar{x}\bar{y} + \bar{x}\bar{z} + \bar{w}y\bar{z}
 \end{aligned}$$

$$F = A + \bar{C}D + AC\bar{D} + \bar{A}Bc\bar{D}$$

$$= (\bar{A}B + A\bar{B})(CD + C\bar{D}).$$

$$F = \bar{w}xyz + w\bar{x}yz + w\bar{x}y\bar{z} + \bar{w}yz + w\bar{w}yz$$

(iv) 5-variable Map 1-

ABCDE

$n = 5$

$\text{no. of minterms} = 32 = 2^5.$

$" " \text{ square} = 2^5 = 32.$

$A = 0$


$A = 1.$

		DE			
		00	01	11	10
BC	00	0	1	3	2
	01	4	5	7	6
" "	11	12	13	15	14
	10	8	9	11	10

		DE			
		00	01	11	10
BC	00	16	17	19	18
	01	20	21	23	22
" "	11	28	29	31	30
	10	24	25	27	26

Q. Simplify the function

$$F(A, B, C, D, E) = \sum(0, 2, 4, 6, 9, 13, 21, 23, 29, 31).$$



$$F = \overline{ABE} + \overline{AB}\overline{D}E + ACE$$

→ POS simplification using K-Map :-

$F \rightarrow 1's$

$\vec{F} \rightarrow 0's$  combine.  
(using de morgan's)  
 $\vec{F} \rightarrow$  in POS form.

Q: Simplify the function in POS form :-

ii)  $F(A, B, C, D) = \sum(0, 1, 2, 5, 8, 9, 10)$

AB \ CD	00	01	11	10
00	1	1	0	1
01	0	1	0	0
11	0	0	0	0
10	1	1	0	1

$\bar{F} = \underline{CD + AB + B\bar{D}}$

↳ SOP form

If we take complement of POS we get SOP

$$\bar{F} = (\bar{CD} + \bar{AB} + \bar{B}\bar{D})$$

$$= (\bar{C} + \bar{D})(\bar{A} + \bar{B})(\bar{B} + \bar{D}). \rightarrow \text{POS form.}$$

iii)  $F = \overline{\prod}(0, 2, 5, 7).$

$$= \sum(1, 3, 4, 6).$$

SOP

x \ yz	00	01	11	10
00	0	1	1	2
1	4	1	5	7

$F \rightarrow \bar{x}\bar{y} + x\bar{z}$

POS

x \ yz	00	01	11	10
0	0			0
1		0	0	

$\bar{F} = x\bar{y} + \bar{x}\bar{z}$

$\bar{F} = (\bar{x} + \bar{y})(x + z)$

↳ POS form

Q. 03 Use K-Map to minimize the following expressions.

$$F = (A+B+C)(A+B+\bar{C}) + (A+\bar{B}+C) + (A+\bar{B}+\bar{C})(\bar{A}+\bar{B}+\bar{C})$$

→ Don't Care in K-Maps :-  
 $\hookrightarrow \emptyset$

e.g.: -  $F(x,y,z) = \sum(0,1,2,6) + \emptyset(4,5)$

$\hookrightarrow$  don't care on 4, 5.

x \ y	00	01	11	10
0	1	1		1
1	x	x		1

Here we will keep x x as 1.

$$\text{sop} \xrightarrow{\emptyset} 1$$

$$\text{pos} \xrightarrow{\emptyset} 0$$

$$F = \bar{y} + \bar{z}$$


- Implicants :- The group of 1's like 2, 4, 8, ...
- Pure Implicant :- The largest possible group of 1's.
- Essential Pure Implicant - The largest group of 1's in which there is a single 1 that can't be combined with any other 1's.

AB \ CD	00	01	11	10
00				
01				
11				
10				

Implicant  $\rightarrow$  I, II, III

P. I  $\rightarrow$  I, II, III.

Essential P.I  $\rightarrow$  I, III

" II can be grouped like 

=> The QUINE - Mc CLUSKEY Method:

↪ useful for variable  $\geq 5$ .

$$\text{eg:- } F(w, x, y, z) = \sum(2, 6, 8, 9, 10, 11, 14, 15)$$

	w x y z	F				w x y z
0	0 0 0 0	0				
1	0 0 0 1	0				
2	0 0 1 0	1				
3	0 0 1 1	0				
4	0 1 0 0	0	Group	Minterm		
5	0 1 0 1	0				
6	0 1 1 0	1	2	G <sub>1</sub>	2	0 0 1 0
7	0 1 1 1	0			8	1 0 0 0
8	1 0 0 0	1				
9	1 0 0 1	1	2	G <sub>2</sub>	6	0 1 1 0
10	1 0 1 0	1	2		9	1 0 0 1
11	1 0 1 1	1	3		10	1 0 1 0
12	1 1 0 0	0				
13	1 1 0 1	0		G <sub>3</sub>	11	1 0 1 1
14	1 1 1 0	1	3		14	1 1 1 0
15	1 1 1 1	1	4		15	1 1 1 1
			G <sub>5</sub>			

Step-2 - Merging of minterms if match.

Group	Minterm Pairs	w x y z
$G_1$	2, 6	0 - 1 0
	2, 10	- 0 1 0
	8, 9	1 0 0 -
	8, 10	1 0 - 0
$G_2$	6, 14	- 1 1 0
	9, 11	1 0 - 1
	10, 11	1 0 1 -
	10, 14	1 - 1 0
$G_3$	11, 15	1 - 1 1
	14, 15	1 1 1 -

Step - 3 :- Merging of minterm pairs.

Group	Minterm pairs	w x y z
$G_1$	2, 6, 10, 14	- - 1 0
	2, 10, 6, 14	- - 1 0 <span style="float: right;">x Redundant</span>
	8, 9, 10, 11	1 0 - - <span style="float: right;">groups can be removed</span>
	8, 10, 9, 11	1 0 - - <span style="float: right;">x</span>
$G_2$	10, 11, 14, 15	1 - 1 -
	10, 14, 11, 15	1 - 1 - <span style="float: right;">x</span>

Since further no grouping is possible, we write all prime implicants as  $\rightarrow y\bar{z}$ ,  $w\bar{x}$ ,  $wy$ .

Essential prime implicant  $\rightarrow$


Essential Prime Implicant  $\rightarrow$

P.I.	Minterms	2	6	8	9	10	11	14
$y\bar{z}$	2, 6, 10, 14	1	1				1	1
$w\bar{x}$	8, 9, 10, 11			1	1	1	1	
$wz$	10, 11, 14, 15			1	1	1	1	1

Since all the 3 are necessary to cover all P.I.

$\therefore$  essential implicants are  $\rightarrow y\bar{z}$ ,  $w\bar{x}$ ,  $wz$ .


$\rightarrow$  To verify with K-Map




$\Rightarrow$  Implementation of Boolean Algebra

1. NOR | NAND Implementation

NAND




$$\bar{x} + \bar{y} + \bar{z}$$




$$\bar{x} + \bar{y} + \bar{z}$$

AND - Invert




Invert - OR

NOR


OR - Invert




Invert - OR.

NOT gate using NAND | NOROR gate using NAND

$$F = \bar{x} \cdot \bar{y} = x + y$$

AND gate using NOR

$F = AB + CD + E$  using only NAND GATE




Q. Implement using NAND/NOR.

(i)  $F(x, y, z) = \sum(0, 6)$

$$F(x, y, z) = \overline{xyz} + \overline{x}\overline{yz}$$

x\y\z	00	01	11	10
0	0	1	3	2
1	4	5	7	6
	/	/	/	/



$$\begin{aligned} F &= (\overline{\bar{x}\bar{y}\bar{z}} \cdot \overline{\bar{x}\bar{y}z}) \\ &= (\overline{x}\overline{y}\overline{z} \cdot \overline{x}\overline{y}z) \\ &= \overline{xyz} + \overline{xzy} \end{aligned}$$

⇒ Combinational Logic :-

↳ depends only on the current input.

↳ consists of logic gates & output depends only on present input & not on the previous inputs.

n-variable inputs	Combinational circuit	M-variable outputs.

→ Design procedure for combination logic circuits

Step 1 - Problem Statement

Step 2 - Input & Output variable assignment

Step 3 - Truth table describing the input /output relation.

Step 4 - Simplification of boolean function

Step 5 - logic implementation using logic gates.

• Constraints :-

1. Our design should have minimum possible gates.
2. minimum no. of input of gates.
3. minimum propagation delay through the circuit.
4. minimum no. of interconnections.

$$\begin{array}{r} \textcircled{1} \quad 1100 \\ & 0101 \\ \hline \textcircled{1} \quad 0001 \end{array} \quad \begin{array}{l} 12 \\ 5 \\ \hline 17 \end{array}$$

classmate

Date \_\_\_\_\_


Page \_\_\_\_\_

5. Limitation of driving capability of gate.




→ ADDER 1-

ii) Half-Adder



can add 2 bits 0 & 1.



x	y	s	c	
0	0	0	0	$S = x\bar{y} + \bar{x}y$
1	0	1	0	$= x \oplus y$ XOR Gate
0	1	1	0	
1	1	0	1	$C = xy$ AND Gate



$$\begin{aligned} S &= \bar{x}\bar{y} + x\bar{y} + x\bar{x} + y\bar{y} \\ &= \bar{x}(x+y) + \bar{y}(x+y) \\ &= (x+y)(\bar{x} + \bar{y}) \end{aligned}$$



iii) Full-Adder using 2 HA to make FA



x	y	z	S	C
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	0	1
1	0	1	1	1
1	1	0	0	1
1	1	1	1	1

expression of sum

$$y_3 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0$$

$$x \bar{y} z + \bar{x} y \bar{z} + x \bar{y} \bar{z}$$

$$+ x y z$$

$$= z(\bar{x}y + xy)$$

$$+ \bar{z}(\bar{x}y + \bar{x}y)$$

$$= z(x \oplus y) + \bar{z}(x \oplus y)$$

$$= z \oplus (x \oplus y)$$



expression of C.


x	y	z	0	1	1	1	0
0	0	0	1	1	1	1	0
1	1	1	1	0	0	0	1

$$C = yz + xz + xy$$

S can be done using 4 AND + 1 OR Gate

$$C = 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$$




SUBTRACTER I -Half-subtractor -

x	y	D	B
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	0

$D = x\bar{y} + \bar{x}y = x \oplus y$

$B = \bar{x}y$


Full subtracter -

x	y	z	D	B
0	0	0	1	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	0
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

using k-map

$D = (x \oplus y) \oplus z$

$B = \bar{x}z + \bar{x}y + yz$



→ BCD to Ex-3 Code Conversion

Input BCD

A B C D

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

Output excess 3

w x y z

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

Invalid

BCD

Number

1 0 1 0 1 1 x x x x

1 0 1 1 1 1 x x x x

1 1 0 0 1 0 x x x x

1 1 0 1 0 1 x x x x

1 1 1 0 0 0 x x x x

1 1 1 1 0 1 x x x x

expression for w

AB	CD	00	01	11	10
00					
01					
11		x	x	x	x
10		1	1	x	x

$$w = A + BD + BC \leftarrow 01$$

expression for  $x$ 

AB	CD	00	01	11	10
00		1	1	1	
01		1			
11		X	X	X	X
10		1	X	X	X

$$x = \bar{B}C + \bar{B}D + B\bar{C}\bar{D}$$

expression for  $y$ 

AB	CD	00	01	11	10
00		1		1	
01		1		1	
11		X		X	X
10		1		X	X

$$y = \bar{C}\bar{D} + C\bar{D}$$

expression for  $z$ 

AB	CD	00	01	11	10
00		1			1
01		1			1
11		X	X	X	X
10			X	X	X


$$z = \overline{B} \cdot \overline{C} \cdot \overline{D}$$

$$z = \bar{D}$$

$$\begin{aligned} y &= \bar{C}\bar{D} + C\bar{D} \\ &= (\underline{C+D}) + CD \end{aligned}$$

$$\begin{aligned} x &= \bar{B}C + \bar{B}D + B\bar{C}\bar{D} \\ &= \bar{B}(C+D) + B(C\bar{D}) \end{aligned}$$



$$\begin{aligned} w &= A + BD + BC \\ &= A + B(C+D) \end{aligned}$$



a) Convert Excess-3 to BCD

$\Rightarrow$  Analysis of combination Circuit 1

$\rightarrow$  Reverse process of logic design -



$$X = a_1 a_3$$

$$a_1 = AB$$

$$Y = Da_4$$

$$a_2 = B + C$$

$$a_3 = \overline{a_2} a_4$$

$$a_4 = \overline{C}$$

$$DA \cdot X = (AB)(\overline{a_2} a_4)$$

$$a_4 = \overline{C}$$

$$= (AB)(B + C)(\overline{C})$$





$$Y = D \bar{a}_4$$

$$= AB \overline{B \overline{C}}$$

$$= DC$$

$$= AB(\overline{B} + C) = \underline{ABC}$$

Q.



$$F_1 = a_1 + a_3$$

$$F_2 = AB + AC + BC$$

$$a_1 = ABC$$

$$a_2 = A + B + C$$

$$a_3 = a_2 \bar{F}_2$$

$$F_1 = ABC + a_2 \bar{F}_2 = ABC + (A+B+C)(\bar{AB}+\bar{AC}+\bar{BC})$$

$$= ABC + (A+B+C) (\bar{A}+\bar{B})(\bar{B}+\bar{C})(\bar{A}+\bar{C})$$

$$= ABC + (A+B+C) (\bar{A}+\bar{B}\bar{C})(\bar{B}+\bar{C})$$

$$= ABC + (A+B+C) [\bar{AB} + \bar{AC} + \bar{BC}]$$

$$= ABC + [\bar{A}\bar{B}\bar{B}^o + \bar{A}\bar{A}\bar{C}^o + A\bar{B}\bar{C} + \bar{B}\bar{A}\bar{B}^o + \bar{B}\bar{A}\bar{C} + \bar{B}\bar{B}\bar{C}^o + C\bar{A}\bar{B} + C\bar{A}\bar{C}^o + C\bar{B}\bar{C}^o]$$

$$= \underline{ABC} + \underline{AB\bar{C}} + \underline{B\bar{A}\bar{C}} + \underline{C\bar{A}\bar{B}}$$

A	B	C	$F_2$	$a_1$	$a_2$	$a_3$	$F_1$
0	0	0	0	0	0	0	0
0	0	1	0	0	1	1	1
0	1	0	0	0	1	1	1
0	1	1	1	0	1	0	0
1	0	0	0	0	1	1	1
1	0	1	1	0	1	0	0
1	1	0	1	0	1	0	0
1	1	1	1	1	1	0	1


$\Rightarrow$  Ex-OR Function :-

$$\text{XOR} \rightarrow x \oplus y = x\bar{y} + \bar{x}y.$$

$$\text{XNOR} \rightarrow \overline{x \oplus y} = xy + \bar{x}\bar{y}$$

x	y	0	1
0	0	1	
1	1	0	

$\Rightarrow$  Implementation of Ex-OR :-



→ NAND only Implementation

$$x \oplus y = x\bar{y} + \bar{x}y$$

$$= x\bar{y} + \bar{x}y + x\bar{x} + \bar{y}\bar{y}$$

$$= x(\bar{x} + \bar{y}) + y(\bar{x} + \bar{y})$$

$$= (x+y)(\bar{x}+\bar{y})$$

NAND


$$= (x+y)(\bar{x}\bar{y})$$

$$= x \cdot \bar{x}\bar{y} + y \cdot \bar{x}\bar{y}$$

$$= \overline{x \cdot \bar{x}\bar{y}} + \overline{y \cdot \bar{x}\bar{y}}$$

NAND

$$A+B = \overline{\bar{A} \cdot \bar{B}}$$




⇒ Odd / Even Function

If odd no. of 1's then odd function.

" even " " " " even " "

x	y	$F_o$	$F_e$
0	0	0 → even	→ 1
0	1	1 → odd	→ 0
1	0	1 → odd	→ 0
1	1	0 → even	→ 1
		XOR	XNOR


→ 3 input odd function :-



odd.

	00	01	11	10
00		1		1
01	1		1	
11		1		1
10		1	1	

3 input even function :-



even

	00	01	11	10
00	0	1		
01	1		1	1
11		1		
10		1	1	

wx	yz	00	01	11	10
00		1			
01	1		1		
11		1		1	
10	1		1		

wx	yz	00	01	11	10
00		1		1	
01	1		1		1
11		1		1	
10	1		1		1

$$F_e = \sum(0, 3, 5, 6)$$

skip & 1 & skip & 1 ---

$$F_o = \sum(1, 2, 4, 7)$$

⇒ Hardware Descriptive Language


↳ VHDL

→ Hardware Language (VHDL)


1. well defined structure
2. execution is concurrent
3. Case Insensitive

4. Synthesis & Emulate (Simulation with hardware)

5. VHDL program x



$$f = (A \text{ and } B) \text{ or } C$$



\* we don't have any VHDL compiler. We have vendor specific synthesizers that share some % of compatibility with VHDL.

→ VHDL

↳ VHASIC → Very high speed Integrated Circuit Hardware Descriptive Language.

- It is a language that allows to code the description of some hardware
- Design Automation.

Design Entry (VHDL)

Synthesis

Translate

Automated

Mapping

TapeOut (IC)

VHDL → Three fundamental Units

library

Entity

Architecture

1. Library :- It is a collection of commonly used pieces of code.
- every library has few packages.
- each package supports some features of VHDL.

### Library IEEE

#### 01) std\_logic\_1164




- logical package (XOR, OR, NOR, ...)
- Logical datatypes & operators,
- std logic [8-valued system]

#### 02) std\_logic\_arith

- arithmetic package
- arithmetic datatypes & corresponding operators.
- signed & unsigned

2. Entity :- Definition of ports.



- mode of the port (I/P or O/P) or Inout port.
- data type of port.

→ key word ↵

Entity entity\_name is  
 Port (port-name<sub>1</sub> : Mode of port<sub>1</sub> ;  
 port-name<sub>2</sub> : mode data-type);

End Entity ;

3. Architecture :- It is the part where we encode the functionality.

key word

Architecture behaviour of entity-name

is


Begin

concurrent statement # 01;

concurrent statement # 02;

End Architecture;

Q. Write a code for an OR Gate



{ Library IEEE;

use IEEE. std\_logic\_1164.all;

Entity gate\_01 is

port ( a, b : IN std\_logic ;  
c : OUT std\_logic ) ;

End Entity;


Architecture behaviour of gate\_01 is

A. Begin assignment operator.

B.  $c \leftarrow a \text{ OR } b$ ;

End Architecture;

Q. a(3) b(3).



→ Library IEEE;

use IEEE Std\_logic\_1164.all;

Entity gate\_02 is

port ( a, b : IN Std\_logic\_vector (2, DOWNTO 0);

    c : OUT Std\_logic\_vector (2, DOWNTO 0);


End entity gate\_02

Architecture behaviour of gate\_02 is

Begin

    c <= a OR b;

End Architecture;



→ LIBRARY IEEE;

use IEEE Std\_logic\_1164.all;

~~Ent~~

Entity gate\_02 is

    Generic n Integer = 3;

Port ( a, b : IN Std\_logic\_vector (n-1 DOWNTO 0);

    c : OUT Std\_logic\_vector (n-1 DOWNTO 0);

End entity gate\_02;

Architecture behaviour of gate-02 is


Begin

$c \leftarrow a \text{ OR } b;$

End Architecture.

Q. XOR - addition of 2 bits.

a	b	c	s
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



library IEEE;

use IEEE . std\_logic\_1164.all ;

Entity half-adder is

port (a,b : IN std\_logic);

s,c : OUTPUT std\_logic);

END half adder;

BEGIN

$s \leftarrow a \text{ XOR } b;$

$c \leftarrow a \text{ AND } b;$

END Architecture;

Q. Full-Adder

Library IEEE;

use IEEE Std-logic-1164, all;

Entity full-adder is.

```
port ( a, b, cin : IN std_logic )
      S, cout : OUT std_logic );
End full-adder;
```

Architecture behaviour of full-adder is

Signal d, e, f : std\_logic;

begin

$$d \Leftarrow a \text{ XOR } b;$$

$$s \Leftarrow d \text{ XOR } \text{cin};$$

$$e \Leftarrow d \text{ AND } \text{cin};$$

$$f \Leftarrow a \text{ AND } b;$$

$$\text{cout} \Leftarrow e \text{ OR } f;$$

$$S \Leftarrow a \text{ XOR } b \text{ XOR } \text{cin};$$

$$\text{cout} \Leftarrow (\text{cin} \text{ AND } (a \text{ XOR } b))$$

$$\text{OR } (a \text{ AND } b);$$

End Architecture;

Q. Binary to Gray converter. (3 bit).

b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	g <sub>2</sub>	g <sub>1</sub>	g <sub>0</sub>
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

$$g_2 = b_2 \cdot \bar{b}_1 \cdot \bar{b}_0 + b_2 \cdot \bar{b}_1 \cdot b_0$$

$$+ b_2 \cdot b_1 \cdot \bar{b}_0 + b_2 \cdot b_1 \cdot b_0$$

$$g_1 = \bar{b}_2 \cdot b_1 + \bar{b}_2 + \bar{b}_2 \cdot b_1 \cdot b_0$$

$$+ b_2 \cdot \bar{b}_1 \cdot b_0 + b_2 \cdot \bar{b}_1 \cdot \bar{b}_0$$

$$g_0 = \bar{b}_2 \cdot b_1 \cdot b_0 + \bar{b}_2 \cdot b_1 \cdot \bar{b}_0$$

$$+ b_2 \cdot b_1 \cdot b_0 + b_2 \cdot b_1 \cdot \bar{b}_0$$

library IEEE;

use IEEE std\_logic\_1164.all;

Entity bin\_to\_gray is

port (b<sub>2</sub>, b<sub>1</sub>, b<sub>0</sub> : IN std\_logic;

g<sub>2</sub>, g<sub>1</sub>, g<sub>0</sub> : OUT std\_logic);

End bin\_to\_gray;

Architecture behaviour of bin\_to\_gray is

Begin

$g_2 \leftarrow (b_2 \text{AND} (\text{NOT } b_1) \text{ AND} (\text{NOT } b_0)) \text{ OR } (b_2 \text{AND} (\text{NOT } b_1) \text{ AND } b_0) \text{ OR } (b_2 \text{AND } b_1 \text{ AND} (\text{NOT } b_0)) \text{ OR } (b_2 \text{AND } b_1 \text{ AND } b_0)$ .

$g_1 \leftarrow$

$g_0 \leftarrow$

End Architecture;

→ when Statement

(i) When | Else

(ii) selected when.

1. assignment WHEN condition ELSE

assignment WHEN ! condition ELSE

2. WITH identifier SELECT


assignment WHEN value;

assignment WHEN value;

Multiplexer

→ Library IEEE;

use IEEE. Std\_logic\_1164.all;



Entity mux is

```
port (a, b, c, d, s, s0: IN std_logic;
      y : OUT std_logic);
```

End mux;

Architecture behaviour of mux is

Begin.

$$y \Leftarrow (a \text{ AND } (\text{NOT } s_1) \text{ AND } (\text{NOT } s_0)) \text{ OR}$$

$$(b \text{ AND } (\text{NOT } s_1) \text{ AND } s_0) \text{ OR}$$

$$(c \text{ AND } s_1 \text{ AND } (\text{NOT } s_0)) \text{ OR}$$

$$(d \text{ AND } s_1 \text{ AND } s_0);$$

$s_1$	$s_0$	y
0	0	a
0	1	b
1	0	c
1	1	d

$$y \Leftarrow a \cdot \bar{s}_1 \cdot \bar{s}_0 + b \cdot \bar{s}_1 \cdot s_0 + c \cdot s_1 \cdot \bar{s}_0 + d \cdot s_1 \cdot s_0$$

End Architecture;

→ Using WHEN ELSE :-

Library IEEE;

use IEEE. Std\_logic\_1164.all;

Entity mux is

```
port (a, b, c, d: IN std_logic;
```

```
s : IN std_logic_vector(1 DOWN TO 0));
```

End mux;

Architecture behaviour of mux is

Begin

$$y \Leftarrow a \text{ WHEN } s = "00" \text{ ELSE}$$

$$b \text{ WHEN } s = "01" \text{ ELSE}$$

$$c \text{ WHEN } s = "10" \text{ ELSE}$$

d WHEN S = "11" ELSE  
 'Z' ;

End Architecture ;

→ Using WITH SELECT

library IEEE ;

use IEEE. STD\_LOGIC\_1164.all ;

Entity mux is

port (a, b, c, d : IN STD\_LOGIC ;  
 s : IN STD\_LOGIC\_VECTOR (1 DOWNTO 0) ;

End mux ;

Architectural behaviour of mux is

Begin

WITH s SELECT.

y ← a WHEN "00",  
 b WHEN "01",  
 c WHEN "10",  
 d WHEN "11",  
 'Z' WHEN OTHERS ;

End Architecture ;

$Q_7\ Q_6\ Q_5\ Q_4\ Q_3\ Q_2\ Q_1\ Q_0$	a(7:0)	Encoder	b(2:0)
0 0 0 0 0 0 0 0			
0 0 0 0 0 0 1 0	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>
0 0 0 0 0 1 0 0			
1 1 1 1 1 1 1 1		0 0 1	
1 1 1 1 1 1 1 1		0 1 0	
1 1 1 1 1 1 1 1		1 0 1	
0 0 0 0 0 0 0 0	→	1 1 1	

→ Library IEEE;

use IEEE std\_logic\_1164.all;

Entity Encoder is

```
port (a : IN std_logic_vector (7 down to 0);
      b : OUT std_logic_vector (3 down to 0));
```

End Entity;

Architecture behaviour of Encoder is

Begin.

```
b <= "000" WHEN a = "00000001" ELSE
"001" WHEN a = "00000010" ELSE
"010" WHEN a = "00000100" ELSE
;
:
:
"111" WHEN a = "1000 0000" ELSE
"ZZZ";
```

End Architecture;

Q. For | Generate

$c(0) \leftarrow a(3) \text{ AND } b(7);$ $c(1) \leftarrow a(2) \text{ AND } b(6);$ $c(2) \leftarrow a(1) \text{ AND } b(5);$ $c(3) \leftarrow a(0) \text{ AND } b(4);$	
--	--

→ LIBRARY IEEE;

use IEEE : std\_logic\_1164.all;

Entity Gate\_03 is

```
port (a, b : IN std_logic_vector (7 down to 0);
```

```
      c, d : OUT std_logic_vector (3 down to 0));
```

End Entity;

Architecture behaviour of Gate-03 is

Begin.

L1 : FOR i IN 0 TO 3 Generate

    c(i)  $\leftarrow$  a(i) AND b(i+4);  
    d(i)  $\leftarrow$  b(i) OR a(i+4);

End Generate ;

LABEL : For identifier IN RANGE.  
    statements

End Generate ;

## Parity Generation & Checking :-

There is a chance of error in transmitting the bits called parity.

eg:- send receiver  
 even no odd no  
 of 1's of 1's

- \* Parity bit is used for the purpose of detecting errors during the transmission of bit sequence.

Parity bit → is an extra bit included with the sequence (message bit)

1-bit 7-bit  
 P | message

Parity bit.

- \* Parity generator → It generates parity bit of the message at the transmitter side

- \* Parity checker → It checks the parity bit at receiver side.

### Even Parity Generator :-

↪ To make no. of 1's even.

x	y	z	P	no. of 1's
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	2
1	0	0	1	2
1	0	1	0	2
1	1	0	0	2
1	1	1	1	4

① → To make even no. of 1's.

P | x | y | z

↔ Transmitted bit

If  $P$  is an odd function then it is an even parity generator.

→ To design a <sup>even</sup> parity generator :-


Step -1 K-map for  $P$

00	01	11	10
0	1	1	
1	1	1	

∴  $P$  is an odd function  
 $\therefore P = x \oplus y \oplus z$ .

Step -2


Circuit →



3-input parity generator.  
 (even parity)


→ To design <sup>even</sup>  $n$ -input parity generator :-

$$P = x \oplus y \oplus z \oplus w$$



→ Even Parity Checker :-

we can keep parity



bit at the last or,

at the start

depending upon  
 our needs.

At the receiver side 4 bits

will be received,


& the received bits must

have even no. of 1's.

\* error will occur if during transmission 4-bits received have odd no. of 1's

110 → write till encounter first 1 & then flip next bits  
010  
classmate

00111010 → 01100011 11000110



x	y	z	p	c
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0


K map for c

xy\z\p	00	01	11	10
00		1		1
01	1		1	
11		1	1	1
10	1	1	1	

c is an odd function

c is output of 4-input XOR gate.

$$c = (x \oplus y) \oplus (z \oplus p)$$



Q. Design a circuit of a 3-bit parity generator & 4-bit parity checker, using odd parity bits.

Q. Design a circuit which generates 2's complement of the input binary number

(i) with 3 input & 3 output

(ii) with 4 input & 4 output.

$$\begin{array}{r} 110 \\ 001 \rightarrow 1's \\ + 1 \\ \hline 010 \rightarrow 2's \end{array}$$

110  
011  
111  
100

CLASSMATE

Date \_\_\_\_\_


Page \_\_\_\_\_

number


~~and 2's C~~

x	y	z	A B C.
0	0	0	0 0 0
1	0	0	1 1 0
2	0	1	1 1 0
3	0	1	1 0 1
4	1	0	1 0 0
5	1	0	0 1 1
6	1	1	0 1 0
7	1	1	0 0 1


K-map for A



K-map for B



K-map for C




$$A = \bar{x}z + \bar{x}y + xy$$

$$B = \bar{y}z + \bar{z}y = y \oplus z$$

$$C = z$$

$$A = \bar{x}(z+y) + x(\cancel{\bar{y}z})\bar{y}z$$

$$= \cancel{\bar{x}y} + \cancel{\bar{x}y}z$$




$$A = \begin{matrix} A_3 & A_2 & A_1 & A_0 \\ 1 & 0 & 1 & 1 \end{matrix}$$

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_



→ Combination logic with MSI & LSI.

→ Level of Integration of IC.

no. of gates

(i) Small Scale Integration (SSI)

< 10

e.g. decoder, MUX, Adder/Subtractor

(ii) Medium " " (MSI)

10 - 100

(iii) Large " " (LSI)

small memory  
100 - 1000 chips, processors

(iv) Very Large " " (VLSI)

> 1000 complex processors

→ Binary Adder / Subtractor

The n-bit binary adder / subtractor can be designed by utilizing n number of full adders.

Output Carry,  $i = 3, 2, 1, 0$

$C_{i+1}$   
Augent  $\rightarrow A_i$

01 10  
10 11

A. B

↓ ↓

Addent  $\rightarrow + B_i$

0011

$C_{in}$

$(c_i)$

FA

$Cout$

$(c_{i+1})$

Sum  $\rightarrow S$

1110

S

Input carry  $\rightarrow C_i$

0000


→ Binary Parallel Adder.

- Use 4 FA connected in chain

- Output carry of FA is connected to input carry of the next stage full adder in the chain.

Sub  $\rightarrow$  A - B

$$= A + (\text{2's Comp of } B)$$



$\rightarrow$  Binary Subtractor

$$A - B = A + \text{2's Comp of } B$$

$$= A + \text{1's Comp of } B + 1$$


Subtractor can be re-utilised by using the same circuit as above except

(i)  $C_0$  should be 1

(ii) B input should be inverted


$$x = B \oplus M$$

$$= \overline{B}M + B\overline{M}$$




$$M = 0 \quad A = B \quad \rightarrow \text{Adder}$$

Meaning  $M = 1$  as input carrier.  $x = \overline{B}$   $\rightarrow$  Subtractor.



$\hookrightarrow$  Can be used as both Adder & Subtractor



In 1 bit FA

$C_0 - C_1 \Rightarrow$  the carry will pass through 2 gates  
(AND, OR).

In n bit FA

$C_0 - C_n \Rightarrow$  the carry will pass through  $2n$  gates

∴ as it passes through ~~still~~ large no. of gates ∴ will be a lot of delay in communication propagation.

- ↳ To make the addition ~~fast~~ subtraction fast we need to reduce the carry propagation delay time.
- ↳ The solution is Look-ahead carry.

→ For the Full Adder:-

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$\text{The output}, S = P_i \oplus C_i$$

$$\text{next carry} \leftarrow C_{i+1} = G_i + P_i C_i$$

The expression of next carry can be written as.

$$C_1 = G_{10} + P_0 C_0$$

$$C_2 = G_{11} + P_1 C_1$$

$$C_3 = G_{11} + P_1 [G_{10} + P_0 C_0]$$

$$= G_{11} + P_1 G_{10} + P_1 P_0 C_0$$

$$C_3 = G_{12} + P_2 C_2$$

$$= G_{12} + P_2 [G_{11} + P_1 G_{10} + P_1 P_0 C_0]$$

$$= G_{12} + P_2 G_{11} + P_2 P_1 G_{10} + P_2 P_1 P_0 C_0$$






Look Ahead

Carry

Realisation

 $P_2$ 

0



Ahead

X

000

1

000

1

000

1

000


1

000


1

⇒ Decoder & Encoder


decoder is a combinational circuit that converts binary information from  $n$ -input lines to a max of  $2^n$  unique output lines  $\Rightarrow n\text{-input} \rightarrow 2^n \text{ output lines}$ .



$$D_0 = \overline{xy} \quad D_1 = \overline{x}y \quad D_2 = x\bar{y} \quad D_3 = xy$$



Ques - Make a  $3 \times 8$  decoder.



→  $3 \times 8$  decoder

$x$	$y$	$z$	$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	1

$$D_0 = \overline{xyz}$$

$$D_1 = \overline{x}yz$$

$$D_2 = \overline{xy}\bar{z}$$


$$D_3 = \overline{x}\overline{y}z$$

$$D_4 = \overline{x}\overline{y}\bar{z}$$

$$D_5 = \overline{x}\bar{y}z$$

$$D_6 = \overline{x}yz$$


$$D_7 = xy\bar{z}$$



→ logic Implemented using decoders.

Function to be implemented using should be expressed in SOP.

Q. Implement 2-input XNOR & XOR using decoders.




$$D_1 + D_2 = \overline{D_0 + D_3}$$

Q. Implement FA using decoder.

Since FA has 3 input we use 3x8 decoder.

$$S = \sum(1, 2, 4, 7)$$


$$C = \sum(3, 5, 6, 7)$$



$$F = \sum(1, 2, 3, 5, 6, 7)$$

→ It will take a 6 input OR GATE  
but it is not a good way.

$$\bar{F} = \sum(0, 4) \rightarrow \text{It will take a NOR gate with 2 inputs.}$$



$\Rightarrow$  Decoder = Enable Input :-


Decoder Logic Diagram:

- Inputs:  $x$ ,  $y$ ,  $E$
- Decoder:  $D_0, D_1, D_2, D_3$
- Truth Table:

$E$	$x$	$y$	$D_0$	$D_1$	$D_2$	$D_3$
1	x	x	0	0	0	0
0	0	0	1	0	0	0
0	0	1	0	1	0	0
0	1	0	0	0	1	0
0	1	1	0	0	0	1

$E = 0 \rightarrow$  Decoder is Enabled

$E = 1 \rightarrow$  " Disabled.



NOW

Decoder Logic Diagram:


- Inputs:  $x$ ,  $y$ ,  $E$
- Decoder:  $D_0, D_1, D_2, D_3$
- Truth Table:

$E$	$x$	$y$	$E$	$D_0$	$D_1$	$D_2$	$D_3$
1	0	x	x	1	1	1	1
0	1	0	0	0	1	1	1
0	1	0	1	1	0	1	1
0	1	1	0	1	1	0	1
1	1	1	1	1	1	1	0





→ Larger Decoder using smaller Decoder:

$3 \times 8$  decoder



① is enable

② is disable.



① is disable

② is enable

Ques - Design a  $4 \times 16$  decoder using a)  $2 \rightarrow 3 \times 8$  decoders  
b)  $4 \rightarrow 2 \times 4$  decoders

⇒ Encoder :-


A digital circuit that performs reverse operation of decoder

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	x	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	x	y
D <sub>1</sub> 4 line				1	1	0	0	0	0	0 0
D <sub>2</sub> 2 line				0	1	0	0	0	0	0 1
(4x2)					0	0	1	0	1	1 0
Encoder					0	0	0	1	1	1 1

$$x = D_2 + D_3$$

$$y = D_1 + D_3$$

D<sub>0</sub>



		$D_0$	$D_1$	$D_2$	$D_3$	$D_4$	$D_5$	$D_6$	$D_7$	$x \cdot y \cdot z$
$D_1$					1	0	0	0	0	000
$D_2$				0	1	0	0	0	0	001
$D_3$			0	0	1	0	0	0	0	10
$D_4$	Encoder		0	0	0	1	0	0	0	011
$D_5$			0	0	0	1	0	0	0	110
$D_6$			0	0	0	0	1	0	0	100
$D_7$			0	0	0	0	0	1	0	101
			0	0	0	0	0	1	0	110
			0	0	0	0	0	0	1	111

$$x = D_4 + D_5 + D_6 + D_7$$

$$y = D_2 + D_3 + D_6 + D_7$$

$$z = D_1 + D_3 + D_5 + D_7$$

→ Limitations:-

1. If more than 2-inputs are high  $D_2 = D_3 = 1 \rightarrow xy=11$   
but  $x=1 + y=1$  for  $D_2=0, D_3=1$ .  
 $\therefore$  It is not desired. [can be solved by setting high priority]

2. If all the inputs are 0  $x, y \rightarrow 0, 0$  } solved  
 $D_0 = 1$  others 0  $\rightarrow x, y \rightarrow 00$  } using additional output for all zero case.

⇒ Priority Encoder 1:-

It is an encoder circuit which include the priority function.


	$D_0$	$D_1$	$D_2$	$D_3$	$x$	$y$	$v$
	↓ low priority			↑ high			
	0	0	0	0	x	x	0
	1	0	0	0	0	0	1
Do can be either 0 or 1				1	0	0	1
but we give priority to $D_1$				0	1	0	1
				0	0	1	1

K-map for  $x$ 

		$D_2 D_3$	00	01	11	10	
		$D_0 D_1$	00	X	1	1	1
		$D_0 D_1$	01	1	1	1	1
		$D_0 D_1$	11	1	1	1	1
		$D_0 D_1$	10	1	1	1	1

K-map for  $y$ 


		$D_2 D_3$	00	01	11	10	
		$D_0 D_1$	00	X	1	1	1
		$D_0 D_1$	01	1	1	1	1
		$D_0 D_1$	11	1	1	1	1
		$D_0 D_1$	10	1	1	1	1

K-map for  $v$ 

$$x = D_2 + D_3$$

$$y = D_3 + D_1 \bar{D}_2$$


$$v = D_0 + D_1 + D_2 + D_3$$




### $\Rightarrow$ Multiplexer 1

It is a combination circuit that selects binary information from one of the many input lines and direct it to a single output line.


It is also known as data selector.



→ 1 Socket line 14  
 $(2 \times 1)$




=> 2 Socket line 14



→ Function Implementation using MUX :-


Ex 1 Implement 2-input XOR using MUX.



$$Y = \bar{S}I_0 + SI_1$$

$$F_{XOR} = A\bar{B} + \bar{A}B$$

$$S = A, \bar{B} = I_0, B = I_1$$



Ex 2 Implement  $F = \sum(1, 2, 4, 6)$  using MUX

$$\rightarrow \bar{x}\bar{y}z + \bar{x}y\bar{z} + x\bar{y}z + xy\bar{z}$$


-- [we can relate  
c : 4x1 MUX formula  
as done above]

Method       $x, y, z$


b2

$$S_1 \rightarrow y$$

$$S_0 \rightarrow x$$




	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{z}$	0	(1)	(2)	3
$z$	(4)	5	(6)	7
	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$
	$\bar{z}$	$\bar{z}$	$z+2$	0
	$\downarrow$	$\downarrow$	$\downarrow$	
	$\bar{z}$	$\bar{z}$	$z+2$	0



Ex-3  $F = \Sigma(0, 1, 3, 4, 7)$ . using MUX.

$\alpha, y, g_3 \rightarrow$  selector

$x \rightarrow$  input




	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{x}$	0	1	2	3
$x$	4	5	6	7
	1	$\bar{x}$	0	1

Ex-3  $F = \Sigma(0, 1, 2, 3, 4, 8, 9, 15)$

A B C D

use  $8 \times 1$  MUX



Ques 1 Implement a full-adder using  $4 \times 1$  MUX

→ we need 2 MUX  $\xrightarrow{S} C$

2 Implement following boolean function with  $8 \times 1$  MUX

$$F(ABCD) = \Sigma(0, 3, 5, 6, 7, 11, 13, 14)$$

ROM  $\rightarrow$  To permanently store binary info.


classmate

Date \_\_\_\_\_  
Page \_\_\_\_\_

## De Multiplexer (De MUX) :-

$\hookrightarrow$  performs reverse operation of a MUX.

$\hookrightarrow$  It transfers information from one input line to one of the  $2^n$  possible output line [controlled by n-select lines].




S <sub>1</sub>	S <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	I	I	I	I
0	1	I	I	I	I
1	0	I	I	I	I
1	1	I	I	I	I

$\hookrightarrow$  can be zero or 1

depending on the design.

## Read Only Memory (ROM) :-

$\hookrightarrow$  It is a memory device which stores binary information permanently.



n - address input lines

No. of words =  $2^n$ .

word size / no. of


bits per word = m

		word no	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	m <sub>0</sub>	m <sub>1</sub>	m <sub>2</sub>	m <sub>3</sub>
A <sub>0</sub>	8x4	m <sub>0</sub>	0	0	0	1	0	1	1
A <sub>1</sub>		m <sub>1</sub>	1	0	0	1	1	0	0
A <sub>2</sub>		m <sub>2</sub>	2	0	1	0	0	1	0
		m <sub>3</sub>	3	0	1	1	1	0	1
			4	1	0	0	0	0	0
If we find word 100		5	1	0	1	0	0	1	1
$\hookrightarrow$ Output = 0000		6	1	1	0	1	0	0	0
OE = 1	output = Hi - Z	7	1	1	1	1	1	0	0
OE = 0	output = 0000								


$\hookrightarrow$  random no's.

→ logic implementation of  $8 \times 4$  ROM

No. of words = 8  $\Rightarrow$  decoder - size =  $3 \times 8$



\* To simplify it we use notation:  $\rightarrow$




⇒ Combination logic implementation using ROM:-

Q1 Implement following functions shown in the table

$A_0 \ A_1$	$F_1$	$F_2$
0 0	0	1
0 1	1	0
1 0	1	1
1 1	1	0

Decoder size =  $2 \times 4$ .

No. of OR gate = 2.



Q2 Implement the following function in a ROM.

$$F_1 = \sum (0, 1, 2, 5, 7)$$

$$F_2 = \sum (0, 2, 7) \Rightarrow$$

$$F_3 = \sum (1, 2, 6, 7)$$

$$F_4 = \sum (1, 2, 5, 6).$$

⇒ Programmable Logic Array (PLA):-


- ROM generates all minterms but in PLA we generate all programmable minterms.

ROM → AND array is fixed.

OR " " programmable.

PLA → both AND & OR array are programmable.

Function { AND array → product terms  
Implementation } OR array → adding the product terms



Q. Implement using PLA logic.

A B | F<sub>1</sub> F<sub>2</sub>

0 0

0 0

$$F_1 = \bar{A}\bar{B} + A\bar{B} + AB$$

0 1

1 1


$$F_2 = \bar{A}B + AB$$

1 0

1 0

1 1

1 1



Q. Implement the following function using PLA logic.

$$F_1 = \sum (3, 5, 6, 7)$$

$$F_2 = \sum (0, 2, 4, 7)$$

A \ BC	00	01	10	11
F <sub>1</sub> = 0	0	1	1	1
F <sub>2</sub> = 0	1	1	1	1

$$F_1 = \bar{B}C + AB + AC$$

$$F_2 = \bar{B}C + \bar{A}C + ABC$$

Now we need 6 AND gates

$$\bar{F}_1 = \sum (0, 1, 2, 4)$$

\	00	01	11	10
0	0	0	0	0
1	0	0	0	0



$$\bar{F}_1 = \bar{B}C + \bar{A}C + \bar{A}B$$

Now we need 4 AND gates

- \* PLA has addition not gate with a fuse, which melts if we want complemented value.

$T \rightarrow$  keep connection


$F \rightarrow$  melt "fused" connection



a. Realize full adder circuit using PLA logic.

b. Realize BCD to excess-3 code converter using PLA logic.

$\Rightarrow$  Sequential logic Current :-



Sequential circuit is formed by combinational logic with memory element in feed back path

### Combinational logic

### Sequential logic

1. Output depends on present input.	Output depends on present input as well as past output.
2. Memory elements are not req.	Memory elements are required.
3. Faster	Slower.
4. <del>easy</del> difficult to design	difficult <del>easy</del> to design.

=> Memory Elements:-

↳ memory elements are flip flop(FF).

↳ a type of temporary storage device which has two stable states

1. Set - Reset (SR) latch :-

a direct coupled SR LPE



Active - high SR latch.


Active - low SR latch.

NOR	S	R	Q	Q-bar	signal for	S	R	Q	Q-bar
1	1	0	1	0	$\rightarrow$ set	1	0	0	1
0	0	1	0	1	$\rightarrow$ no change	0	0	1	1
0	0	0	1	0	$\rightarrow$ reset	0	1	1	0
1	0	1	0	1	$\rightarrow$ invalid	1	0	0	1

Avoid this state  $(1, 1)$

$(0, 0) \rightarrow$  invalid

→ SR Latch or Direct coupled SR FF :-




S	R	Q	$\bar{Q}$	
0	0	0	1	Reset
0	0	1	1	Invalid
0	1	1	0	Set
1	1	1	0	No change.

→ SR Flip Flop :-

The latch can be modified by giving it an additional input which determine when the state of FF is to be changed.

Clocked FF,


The clock signal (clk) will determine when the state is to be changed.



excitation table

<u>clk = 1</u>	<u>S</u>	<u>R</u>	<u><math>Q_{n+1}</math></u>	<u>I calculate value of <math>S_1, R_1</math>, + then from previous table see <math>Q_{n+1}</math></u>
	0	0	1 $Q_n$	① no change [
	0	1	0 1	② Reset: [R is high]
	1	0	1	③ Set [S is high]

Invalid state ④



Characteristic table

<u><math>Q_n</math></u>	<u><math>S</math></u>	<u><math>R</math></u>	<u><math>Q_{n+1}</math></u>
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	Invalid(x)
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	Invalid(x)

$Q_{n+1} = S + Q_n R$

characteristic eq.

But we must add something in it such that we can represent the invalid condition & avoid  $S=1, R=1$ .

The condition is  $\underline{SR=0}$

i.e. if  $S=1, R=0$   
or  $R=1, S=0$


$$Q_{n+1} = S + Q_n \bar{R}$$

$$SR = 0$$

→ D - Flip Flop :-

To ensure that both S & R don't have '1' value


we use a not gate & short circuit the inputs.



$$\underline{\text{clk} = 0}$$

$$Q_{n+1} = Q_n \\ \hookrightarrow \text{no change.}$$

$$\underline{\text{clk} = 1}$$




$Q_n$	D	$Q_{n+1}$
0	0	0
0	1	1
1	0	0
1	1	1

∴ it doesn't depend on  $Q_n$ .

characteristic eqn  $\rightarrow Q_{n+1} = D$


i.e. The input is directed to the output

Q. Determine  $Q$  &  $\bar{Q}$  waveform for a D-FF.



The drawback is that we using only 2 states (0,1) &(1,0).

$\rightarrow$  JK - Flip Flop :-



excitation table

$clk = 1$

$Q_n$

$clk$	J	K	$Q_n$
① ↑	0	0	$Q_n$ No change
② ↑	0	1	0 set
③ ↑	1	0	1 set
④ ↑	1	1	$\bar{Q}_n$

↳ Toggle

characteristic table


$Q_n$	J	K	$Q_{n+1}$	$JK$	$Q_n$	00	01	11	10
0	0	0	①	0	0				
0	0	1	②	0	0			(1)	1
0	1	0	③	1	1	T			C
0	1	1	④	1					
1	0	0	①	1					
1	0	1	②	0					
1	1	0	③	1					
1	1	1	④	0					

$$Q_{n+1} = Q_n J + Q_n \bar{K}$$


$$J=K=0 \quad Q_n=0$$

$$\therefore Q_{n+1} = 1 \cdot 0 + 0 \cdot 1 \\ = 0$$

→ Toggle Flip-Flop :-



Q. Determine the waveform of Q &  $\bar{Q}$



\* characteristic table.


$Q_n$	T	$Q_{n+1}$	$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$
0	0	0	
0	1	1	
1	0	1	
1	1	0	

→ Triggering of FF :-

The momentary change in the input that switches the state of a FF is known as trigger.

Latch of direct coupled FF → Trigger is change in input signal.


FF → Trigger is change in clock pulse



If  $T_{clk} > T_{FF}$  instability may occur & to avoid this we should use  $T_{clk}$  smaller than the delay of FF


$$\text{i.e. } T_{clk} \leq T_{FF}$$

- \* Another way to avoid this feedback timing problem is to make FF sensitive to the pulse transition rather than pulse duration.



negedge ↓      ↑ posedge


→ Making the Flip Flop edge triggered,




The output will change  
only at posedge of  
the clock

The output will change  
only negedge of the  
clock.

$\Rightarrow$  Implementation of Edge-detector:-



\* Another way of having edge triggering is use of Master-slave FF.




clk = 0 : master is disabled, slave is enabled.


$$Q = Y, \bar{Q} = \bar{Y}$$

clk = 1 : master is enabled, slave is disabled

$$Y = S, \bar{Y} = R$$




$\Rightarrow$  FF with special inputs :-



clear	Preset	clk	J	K	$Q_{n+1}$	$\bar{Q}_{n+1}$
0	1	x	x	x	0	1
1	0	x	x	x	1	0
Invalid $\rightarrow$ 0 0					?	?
no change 1 1		↓	0	0	$Q_n$	$\bar{Q}_n$
reset 1 1		↓	0	1	0	1
set 1 1		↓	1	0	1	0
Toggle 1 1		↓	1	1	$\bar{Q}_n$	$Q_n$
no change 1 1		↑/x	x	x	$Q_n$	$\bar{Q}_n$

⇒ Finite State Machine (FSM) :-

A sequential circuit that has finite number of states occurring in prescribed manner.



O/P depends only on present state of FF.


e.g:- 6.19

O/P depends on PS + external input.

e.g:- 6.16

⇒ State Reduction :-

It is ~~the~~ to find ways to reduce the number of states in a sequential circuit w/o altering the input / output relation.



State Table

Present State	Next State		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
a	<u>a</u>	b	0	0
b	c	d	0	0
c	<u>a</u>	d	0	0
d	e	f	0	1
e	<u>a</u>	f	0	1
f	<u>g</u>	f	0	1
g	<u>a</u>	f	0	1

→ State Reduction Algorithm:

The 2 states are said to be equivalent if for each no. of the set of inputs they give exactly the same output & send the circuit either to same state or equivalent state.

When 2 states are equivalent, one of them can be removed without altering the input output relation.

For  $x=0$     a, c, e, g  $\rightarrow$  a at output = 0


For  $x=1$     a, c, e, g  $\rightarrow$  f at output = 1  
 $\downarrow \quad \downarrow \quad \downarrow \quad \downarrow$   
b, d, f, f

∴ e & g are equivalent state as they are producing the same output & sending the circuit to same state for all the condition of input. Remove <sup>(g)</sup> from down to up & if we encounter g, we replace it with e.

→ d & f are equivalent state.

→ Reduced state table.

PS	NS		Output	
	$x_{z0}$	$x_{z1}$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1



reduced state diagram.

reduced state from

7 to 5

$2^3 \leq 8 \leq 3 \cdot FF$

$2^3 \leq 8 \leq 3 \cdot FF$

1 unused state

3 unused states

∴ It is

likely to reduce no. of gates in comb. part.

→ State Assignment :- giving some binary number to the states

State	Assignment 1	Assignment 2	Assignment 3
a	001	0000	000
b	010	001	010
c	011	000	011
d	100	101	110
e	101	111	111

The best assignment is the one which results in min number of gates required.

eg:- Assignment 1 ✓

state table :-

P, S	N, S		Output	
	$x=0$	$x=1$	$x=0$	$x=1$
001	001	010	0	0
010	011	100	0	0
011	001	100	0	0
100	101	100	0	1
101	001	100	0	1

⇒ FF excitation table :-

RS

	$Q_n$	$Q_{n+1}$	S	R
Reset ↳ 01	No change ↳ 00   ← 0	0	0	(X) → don't care [can either be 0 or 1]
Set ↳ 10	← 0	1	1	0
Reset ↳ 10	← 1	0	0	1
Set ↳ 01	No change ↳ 00   ← 1	1	X	0

JK

	$Q_n$	$Q_{n+1}$	S	R
Reset ↳ 01	No change ↳ 00   ← 0	0	0	X
Set ↳ 10	← 0	1	1	X
Reset ↳ 01	↑↑   Toggle ↓↓   ← 1	0	X	1
Set ↳ 10	No change ↳ 00   ← 1	1	X	0

D

$Q_n$	$Q_{n+1}$	D
0	0	0
0	1	1
1	0	0
1	1	1

T	$Q_n$	$Q_{n+1}$	T
No change	0	0	0
Toggle	0	1	1
Toggle	1	0	1
No change	1	1	0

$\Rightarrow$  Design Procedure of Sequential Circuit :-

Step -1 - Description of circuit behaviour

e.g:- state diagram.

Step -2 - obtaining the state table

Step -3 - state reduction (if possible)

Step -4 - state assignment (if required)

~~Step -5~~ (determining the number of FF).


Step -5 - determining the number of FF  $\rightarrow$  m FF  
can represent upto  $2^m$  states.

Step -6 - choosing a proper FF.

Step -7 - determining the circuit output function &  
FF input function. (use K-Maps)

Step -8 - drawing the logic / diagram.

Ex- Using JK Flip Flops to implement the following  
state diagram.



Present State		Input	Next State		Flip Flop input Func.			
A	B	x	A	B	J <sub>A</sub>	K <sub>A</sub>	J <sub>B</sub>	K <sub>B</sub>
0	0	0	0	0	0	0	0	x
0	0	1	0	1	0	x	1	x
0	1	0	1	0	1	x	x	1
0	1	1	0	1	0	x	x	0
1	0	0	1	0	x	0	0	x
1	0	1	1	1	x	0	1	x
1	1	0	1	1	x	0	x	0
1	1	1	0	0	x	1	x	1

Required no. of FF = 2.

JA	Bx	A	00	01	11	10
0					1	
1	x	x	x	x		

KA	Bx	A	00	01	11	10
0	x	x	x	x	x	x
1					1	

$$J_A = B \bar{x}$$


$$K_A = Bx.$$

JB	Bx	A	00	01	11	10
0			1	x	x	x
1			1	x	x	x

KB	Bx	A	00	01	11	10
0	x	x	x	x	x	x
1	x	x	x	x	1	

$$J_B = x$$

$$K_B = \bar{A}x + Ax.$$



→ D - Flip Flop :-

Present state		input	Next State		y	Output	
A	B	x	A	B	y	D <sub>A</sub>	D <sub>B</sub>
0	0	0	0	0	0	0	0
0	0	1	0	1	1	0	1
0	1	0	1	0	0	1	0
0	1	1	0	1	0	0	1
1	0	0	1	0	0	1	0
1	0	1	1	1	1	1	1
1	1	0	1	1	0	1	1
1	1	1	0	0	0	0	0

D <sub>A</sub>	Bx	A	00	01	11	10
0				1		
1	1	1	1	1	1	1

$$D_A = \bar{A}Bx + A\bar{B}$$

D <sub>B</sub>	Bx	A	00	01	11	10
0				1	1	
1	1	1	1	1	1	1

$$D_B = \bar{A}x + \bar{B}x + AB\bar{x}$$

y	Bx	A	00	01	11	10
0				1		
1	1	1	1	1		

$$y = \bar{B}x$$

## → Design of Synchronous Counter :-


A sequential circuit that goes through prescribed states in repeated fashion upon application of trigger input, known as clock pulse.

e.g. Binary Counter :-

- n input binary counter starts counting from 0 to  $2^n - 1$

- 3 bit binary counter starts counting from 000 to 111

$$[0 \text{ to } \frac{7}{2^3-1}]$$



### • designing 3-bit binary counter

→ No. of FF = 3

→ Using T Flip Flop

excitation

table of T-FF :-

$T_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

## excitation table for counter


P.S	N.S	FF inputs
A B C	A B C	T <sub>A</sub> T <sub>B</sub> T <sub>C</sub>
0 0 0	0 0 1	0 0 1
0 0 1	0 1 0	0 1 1
0 1 0	0 1 1	0 0 1
0 1 1	1 0 0	1 1 1
Φ 0 0	1 0 1	0 0 1
Φ 0 1	1 1 0	0 1 1
1 1 0	1 1 1	0 0 1
1 1 1	0 0 0	1 1 1

T <sub>A</sub>	BC	00	01	11	10
0			1		
Φ			1		

$$T_A = BC$$

T <sub>B</sub>	BC	00	01	11	10
0			1	1	
1		1	1	1	1

$$T_B = C$$



3-bit binary counter

Q: Design a 3-bit binary counter using JK Flip Flop.


→ Counter with non-binary sequence:-

- The counter may have less than  $2^{n-1}$  states

e.g.-

3-bit binary counter.

000 to 101 to 000



- Using JK-FF's

No. of FF = 3

excitation Table of JK-FF :-

$Q_n$	$Q_{n+1}$	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0

excitation Table of Counter :-

P.S A B C	R.S A B C	JK inputs JA KA J <sub>b</sub> K <sub>b</sub> J <sub>c</sub> K <sub>c</sub>
0 0 0	0 0 1	0 x 0 x 1 x
0 0 1	0 1 0	0 x 1 x x 1
0 1 0	0 1 1	0 x x 0 1 x
0 1 1	1 0 0	1 x x 1 x x 1
1 0 0	1 0 1	x 0 0 x 1 x
1 0 1	0 0 0	x 1 0 x x 1
1 1 0	<del>000000</del>	
1 1 1	<del>000000</del>	

MID SEM → Till Multiplexer  
excluding VHDL \*

classmate

Date \_\_\_\_\_

Page \_\_\_\_\_

$$\therefore J_C = 1 \quad K_C = 1.$$

JA		BC						KA		BC					
A	B	00	01	11	10			A	B	00	01	11	10		
0	0	0	1	0				0	1	x	1	x	0		
1	x	x	x	x	x			1	x	x	x	x	x		


JB		BC						KB		BC					
A	B	00	01	11	10			A	B	00	01	11	10		
0	0	0	1	x	x			0	x	x	1	0			
1	0	0	x	x	x			1	x	x	x	x	x		

$$JA = BC$$

$$KA = C$$

$$JB = \bar{A}C$$

$$KB = C$$



Q. Design a BCD counter [4 bit] using Toggll F.F