# CPEN 311 LAB 2 - Simple iPod

#### 1. Directory / Path of .sof File:

harshil\_rajesh\_patel\_35437326\_Lab\_2/rtl/template\_de1soc/simple\_ipod\_solution.sof

## 2. Status of the Lab:

- Completed and tested 3 FSMs (keyboard interface, address calculator, flash control).
- The song can be played on the DE1-SOC from flash memory.
- It is possible to pause, play, play forward, play backward using the keyboard.
- It is also possible to increase and decrease the speed of the song using the DE1 keys.

# 3. Finite State Machine (FSM) – Diagrams:

#### a. Keyboard Audio Control FSM:

The state diagram shown below is for the **keyboard\_audio\_controller** module:




Figure 1: Keyboard Audio Controller State Diagram

In addition to the input signals shown, the outputs (that are sent to the **address\_calc** module) for the states are as follows:

DECODE: read\_ready = 0, forward = 0

FORWARD: read ready = 1, forward = 1 [Sent to address calc]

STAY FORWARD: read ready = 0, forward = 0

BACKWARD: read\_ready = 1, forward = 0 [Sent to address\_calc]

STAY BACKWARD: read\_ready = 0, forward = 0

#### b. Address Calculator FSM:

The state diagram shown below is for the **address\_calc** module:




Figure 2: Address Calculator State Diagram

In addition to the input signals (including **play**, **forward** from **keyboard\_audio\_controller**) shown, the outputs for the states are as follows:

```
IDLE:
                     start flash = 0, read = 0, finish = 0
FLASH READ:
                     start_flash = 1, read = 1, finish = 0 [Sent to flash_control]
                     start flash = 0, read = 0, finish = 0
GET EVEN ADDR:
READ EVEN ADDR: start flash = 0, read = 0, finish = 0
GET ODD ADDR:
                     start flash = 0, read = 0, finish = 0
READ ODD ADDR:
                    start_flash = 0, read = 0, finish = 0
                     start flash = 0, read = 0, finish = 0
CALC NEXT:
                     start flash = 0. read = 0. finish = 0
INCREMENT:
                     start flash = 0, read = 0, finish = 0
DECREMENT:
FINISHED:
                     start flash = 0, read = 0, finish = 1
```

## c. Flash Control FSM:

The state diagram shown below is for the **flash control** module:




Figure 3: Flash Control State Diagram

In addition to the input signals (including **start\_flash\_read** from **address\_calc**) shown, the outputs for the states are as follows:

IDLE: end\_flash\_read = 0
HANDLE READ OP: end\_flash\_read = 0
READ READY: end\_flash\_read = 0
READING: end\_flash\_read = 0

FINISHED: end\_flash\_read = 1 [Sent back to address\_ctrl]

## 4. Simulation Screenshots and Explanation:

Keyboard Audio Control FSM:




Figure 4: Keyboard Audio Control Simulation

- In the simulation above, I input different key values (corresponding to the ascii values).
- The read\_ready output is 1'b1 when we are in the forward\_state or backward\_state.
- The **forward** output is 1'b1 when we are in the **forward state**.
- We start with the key value 46h (key F) which causes us to go into the **stay\_forward** state from the **decode** state. The outputs are both 1'b0 at this point.
- Next, we enter the key value 42h (key B) which causes us to go into the **stay\_backward** state. The outputs are both still 1'b0 at this point.
- Then, we enter the key value 45'h (key E) at which point the song starts playing and so **read\_ready** is 1'b1. The other output **forward** is still 1'b0 because we are playing in the backward direction.
- Now finally, when we enter key value 46h (key F) again, we are playing in the forward direction and thus, **forward** and **read\_ready** are both 1'b1 (to be sent to **address\_calc**).
- Hence, the **keyboard\_audio\_controller** module is working as intended.

#### Flash Control FSM:



Figure 5: Flash Control Simulation

- In the simulation above, we can observe the following changes in state:
- Initially, all inputs are 1'b0 and so we are in the idle state. However, at 40ps start\_flash\_read is asserted and so we move into the handle\_read\_op state.
- Then, at 60ps, **mem\_read** is asserted and we move into the **read\_ready** state.
- After this, we move into the reading state as **!wait\_request** is asserted after which we move into finished state at 85ps since **!valid\_read** is true.
- At 85ps, we are done reading and are in the **finished** state due to which **end\_flash\_read** is 1'b1.
- This signal end\_flash\_read is sent to address\_calc to indicate that a new address is needed.

### Address Calculator FSM:




Figure 6: Address Calculator Simulation

- The simulation above is for the address calc module.
- There are many signals involved in the working of this module so it will be easier to also refer to the comments in the .sv files for a theoretical explanation.
- Furthermore, the input signals shown are **clk**, **sync\_clk**, **play**, **forward**, **end\_flash\_read** and the outputs shown are **start\_flash**, **read**, and **finish**.
- There are additional signals like audio\_data, mem\_addr, and audio\_out that I did not include in the waveform (because they contain many bits and are just long values and make the waveform harder to read). In addition, byteenable is also not added to the waveform because it is always set to 4'b1111. For further explanation on how these signals interact with other modules, refer to the comments at the top of address\_calc.sv.
- Now coming to the simulation, we observe the following changes in state:
- Initially we are in the idle state, until play is set to 1'b1 at 20ps which causes us to transition into the **flash\_read** state. At this point, we signal the **flash\_control** module through **start\_flash** (1'b1) and **read** (1'b1) is carrying out steps to read the flash at the current address. After it is done it sends back the signal **end\_flash\_read** which we simulate to happen at 30ps.
- This causes us to transition into the **get\_even\_addr** state where we start processing the next address to pass into the **flash\_control** module.
- At the posedge of sync clk, we read the even address in the **read\_even\_addr** state.
- We then repeat the previous two steps but in the get\_odd\_addr state and then the read\_odd\_addr state.
- Once we are done, we calculate the next address in the **calc\_next** state and since we have asserted the **forward** signal to be true (1'b1), we move into the **increment** state to increment the current address to calculate the next address.
- Once done, we transition to the **finished** state and the **finish** signal becomes 1'b1 and is sent to the **flash\_control** module to indicate that the data at the new address is ready to be read.
- Hence, through this simulation above, we can confirm that the module works correctly and as intended.

## 5. Signal Tap Screenshots:

Keyboard Audio Controller SignalTap:

Туре	Alias	Name	-32	-24	-16	-8	0	8 16	24	32	40	48	 64	1	80	88	96	104	112	120
*		keyboard_audio_controller:keyboard_ctrl forward																		_
*		keyboard_audio_controller:keyboard_ctrl read_ready																		_
<b>S</b>		Heyboard_audio_controller:keyboard_ctr[key[70]															45h			
B		±-keyboard_audio_controller:keyboard_ctrl state[40]					1										00111b			

Figure 7: Keyboard Audio Controller (Play)

- In the SignalTap screenshot above, I entered the key E (45h) which corresponds to the play button.
- As a result, we are in the state 5'b00111 which is the **forward\_state** (since we are playing in the forward direction). The signal **read\_ready** is hence 1'b1.




Figure 8: Keyboard Audio Controller (Pause)

- In the SignalTap screenshot above, I entered the key D (44h) next which corresponds to the pause button.
- As a result, we are in the state 5'b01000 which is the **stay\_forward** state (since we are waiting in the forward direction). The signal **read ready** is hence 1'b0.




Figure 9: Keyboard Audio Controller (Backward)

- In the SignalTap screenshot above, I entered the key B (42h) next which corresponds to the play backwards button.
- As a result, we are in the state 5'b01101 which is the **backward\_state** (since we are now playing in the backward direction). The signal **read ready** is hence 1'b1.

Flash Control and Address Calculator Signal Tap Screenshots on following pages ->

## Flash Control SignalTap:

The SignalTap analysis for the **flash\_control** module involves being in the **idle** state for most of the time and then in the **finished** state for a very short period where the signals change. This made it difficult to get proper screenshots from a real time analysis, but I managed to get screenshots of all major states.

Note: Ignore the interval -32 to -31 which shows the signal values of an older runtime (look to the right of that section). The section shows up because I had to set a time bar to capture the state change that occurs for a very short period.



Figure 10: Flash Control (Idle)

- In the SignalTap screenshot above, we are in the idle state and all the signals are 1'b0.



Figure 11: Flash Control (Handle Read Op)

- In the SignalTap screenshot above, we are in the **handle\_read\_op** state and all the signals are also 1'b0.




Figure 12: Flash Control (Finished)

In the SignalTap screenshot above, we are in the finished state. The signal
 end\_flash\_read which needs to be sent to the address\_calc module is 1'b1 as seen by the
 bolded red line.

## Address Calculator SignalTap:

Just like for the **flash\_control** module, the SignalTap analysis for the **address\_calc** module involves being in the **idle** state for most of the time and then in the **finished** state for a very short period where the signals change. This made it difficult to get proper screenshots from a real time analysis, but I managed to get screenshots of all major states.

Note: Ignore the interval -32 to -31 which shows the signal values of an older runtime (look to the right of that section). The section shows up because I had to set a time bar to capture the state change that occurs for a very short period.

log: Trig	@ 2021/10/15 21:37:13 (0:0:0.2 elapsed)		32
Type Ali	as Name	-32 Value -31	32 -28 -24 -20 -16 -12 -8 -4 0 4 8 12 16 20 24 28 32 36 40
*	address_calc:add_calc end_flash_read	0	
*	address_calc:add_calc finish	0	
*	address_calc:add_calc forward	1	
*	address_calc:add_calc play	1	
*	address_calc:add_calc read	0	
*	address_calc:add_calc start_flash	0	
*	address_calc:add_calc sync_clk	0	
<b>S</b>	± address_calc:add_calc audio_out[150]	2125h	2125h
<b>S</b>	± address_calc:add_calc audiodata[310]	21252A31h	21252A31h
<b>S</b>	address_calc:add_calc byteenable[30]	Fh	Fh
<b>S</b>	±address_calc:add_calc mem_addr[220]	048A59h	048A59h
₽ <sub>0</sub>	± address_calc:add_calc state[50]	010000b	010000b

Figure 13: Address Calculator (Get Odd Addr)

- In the screenshot above, the FSM is in the **read\_odd\_addr** state (6'b010000). It is signalling the flash to read the data held at the lower 16 bits of the address of the flash memory.
- In addition, forward and play (from the keyboard\_audio\_controller) are also 1'b1 as seen.

less 7	- A 1	004440445 04-20-42 (0-0-0-2 -1	A	-32																		
10g: 1	rig (Q) Z	021/10/15 21:38:12 (0:0:0.2 elapsed)	7	<u> </u>																		
Туре	Alias	Name	-32 Value -31	-32	-28	-24	-20	-16	-12	8	-4	0	4	. 8	. 12	. 16	20	24	28	. 32	. 36	40 44
*		address_calc:add_calc end_flash_read	0									1										
*		address_calc:add_calc finish	0																			
*		address_calc:add_calc forward	1																			
*		address_calc:add_calc play	1																			
*		address_calc:add_calc read	0	L																		
*		address_calc:add_calc start_flash	0																			
*		address_calc:add_calc sync_clk	0									1										
<b>S</b>		±-address_calc:add_calc audio_out[150]	F2EDh																	F2EDh		
<b>S</b>		±-address_calc:add_calc audiodata[310]	FAFBF9F5h																F	AFBF9F5	1	
<b>S</b>		±-address_calc:add_calc byteenable[30]	Fh																	Fh		
<b>S</b>		⊞-address_calc:add_calc mem_addr[220]	06403Ch																	06403Ch		
<b>B</b>		⊞-address_calc:add_calc state[50]	001000b									İ								001000b		

Figure 14: Address Calculator (Get Even Addr)

- In the screenshot above, the FSM is in the **read\_even\_addr** state (6'b001000). It is signalling the flash to read the data held at the upper 16 bits of the address of the flash memory.
- In addition, forward and play (from the keyboard audio controller) are also 1'b1 as seen.

## 6. How I ran the simulations:

- The simulations were run making a ModelSim project lab\_2\_sim.mpf and uploading the testbench (\_tb.sv) files.

- Upon adding the files to the project, they were compiled and then uploaded using 'vsim module', and then the commands 'restart -f', and 'run -all'.
- Each of the three FSMs were tested and their waveforms analyzed.
- The annotations/explanations of the waveforms can be found in the earlier sections of this document, while the .do files are also available to view in the ./sim folder.
- The waveforms were used to debug the modules.

#### 7. Additional Info:

- References from the lecture slides are mentioned in comments where possible.
- Any calculations are also mentioned in comments.
- There are comments explaining how the different FSMs interact with each other through certain input/output signals.
- All .sv and tb.sv files are found in /rtl/template de1soc
- All screenshots are found in /doc
- All .do files are in /sim
- The modelsim project .mpf file is found in /sim