

## CPEN 311 LAB 2 – Simple iPod

### 1. Directory / Path of .sof File:

harshil\_rajesh\_patel\_35437326\_Lab\_2/rtl/template\_de1soc/simple\_ipod\_solution.sof

### 2. Status of the Lab:

- Completed and tested 3 FSMs (keyboard interface, address calculator, flash control).
- The song can be played on the DE1-SOC from flash memory.
- It is possible to pause, play, play forward, play backward using the keyboard.
- It is also possible to increase and decrease the speed of the song using the DE1 keys.

### 3. Finite State Machine (FSM) – Diagrams:

#### a. Keyboard Audio Control FSM:

The state diagram shown below is for the **keyboard\_audio\_controller** module:




Figure 1: Keyboard Audio Controller State Diagram

In addition to the input signals shown, the outputs (that are sent to the **address\_calc** module) for the states are as follows:

DECODE:	<b>read_ready</b> = 0, <b>forward</b> = 0
FORWARD:	<b>read_ready</b> = 1, <b>forward</b> = 1 [Sent to <b>address_calc</b> ]
STAY FORWARD:	<b>read_ready</b> = 0, <b>forward</b> = 0
BACKWARD:	<b>read_ready</b> = 1, <b>forward</b> = 0 [Sent to <b>address_calc</b> ]
STAY BACKWARD:	<b>read_ready</b> = 0, <b>forward</b> = 0

*b. Address Calculator FSM:*

The state diagram shown below is for the **address\_calc** module:




Figure 2: Address Calculator State Diagram

In addition to the input signals (including **play**, **forward** from **keyboard\_audio\_controller**) shown, the outputs for the states are as follows:

IDLE:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
FLASH READ:	<b>start_flash</b> = 1, <b>read</b> = 1, <b>finish</b> = 0 [Sent to <b>flash_control</b> ]
GET EVEN ADDR:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
READ EVEN ADDR:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
GET ODD ADDR:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
READ ODD ADDR:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
CALC NEXT:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
INCREMENT:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
DECREMENT:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 0
FINISHED:	<b>start_flash</b> = 0, <b>read</b> = 0, <b>finish</b> = 1

*c. Flash Control FSM:*

The state diagram shown below is for the **flash\_control** module:




Figure 3: Flash Control State Diagram

In addition to the input signals (including **start\_flash\_read** from **address\_calc**) shown, the outputs for the states are as follows:

IDLE:	<b>end_flash_read</b> = 0
HANDLE READ OP:	<b>end_flash_read</b> = 0
READ READY:	<b>end_flash_read</b> = 0
READING:	<b>end_flash_read</b> = 0
FINISHED:	<b>end_flash_read</b> = 1 [Sent back to <b>address_ctrl</b> ]

#### 4. Simulation Screenshots and Explanation:

##### Keyboard Audio Control FSM:




Figure 4: Keyboard Audio Control Simulation

- In the simulation above, I input different key values (corresponding to the ascii values).
- The **read\_ready** output is 1'b1 when we are in the **forward\_state** or **backward\_state**.
- The **forward** output is 1'b1 when we are in the **forward\_state**.
- We start with the key value 46h (key F) which causes us to go into the **stay\_forward** state from the **decode** state. The outputs are both 1'b0 at this point.
- Next, we enter the key value 42h (key B) which causes us to go into the **stay\_backward** state. The outputs are both still 1'b0 at this point.
- Then, we enter the key value 45'h (key E) at which point the song starts playing and so **read\_ready** is 1'b1. The other output **forward** is still 1'b0 because we are playing in the backward direction.
- Now finally, when we enter key value 46h (key F) again, we are playing in the forward direction and thus, **forward** and **read\_ready** are both 1'b1 (to be sent to **address\_calc**).
- Hence, the **keyboard\_audio\_controller** module is working as intended.

##### Flash Control FSM:




Figure 5: Flash Control Simulation

- In the simulation above, we can observe the following changes in state:
- Initially, all inputs are 1'b0 and so we are in the idle state. However, at 40ps **start\_flash\_read** is asserted and so we move into the **handle\_read\_op** state.
- Then, at 60ps, **mem\_read** is asserted and we move into the **read\_ready** state.
- After this, we move into the reading state as **!wait\_request** is asserted after which we move into finished state at 85ps since **!valid\_read** is true.
- At 85ps, we are done reading and are in the **finished** state due to which **end\_flash\_read** is 1'b1.
- This signal **end\_flash\_read** is sent to **address\_calc** to indicate that a new address is needed.


Address Calculator FSM:

Figure 6: Address Calculator Simulation

- The simulation above is for the `address_calc` module.
- There are many signals involved in the working of this module so it will be easier to also refer to the comments in the `.sv` files for a theoretical explanation.
- Furthermore, the input signals shown are **clk**, **sync\_clk**, **play**, **forward**, **end\_flash\_read** and the outputs shown are **start\_flash**, **read**, and **finish**.
- There are additional signals like **audio\_data**, **mem\_addr**, and **audio\_out** that I did not include in the waveform (because they contain many bits and are just long values and make the waveform harder to read). In addition, **byteenable** is also not added to the waveform because it is always set to `4'b1111`. For further explanation on how these signals interact with other modules, refer to the comments at the top of `address_calc.sv`.
- Now coming to the simulation, we observe the following changes in state:
- Initially we are in the idle state, until **play** is set to `1'b1` at 20ps which causes us to transition into the **flash\_read** state. At this point, we signal the **flash\_control** module through **start\_flash** (`1'b1`) and **read** (`1'b1`) is carrying out steps to read the flash at the current address. After it is done it sends back the signal **end\_flash\_read** which we simulate to happen at 30ps.
- This causes us to transition into the **get\_even\_addr** state where we start processing the next address to pass into the **flash\_control** module.
- At the posedge of **sync\_clk**, we read the even address in the **read\_even\_addr** state.
- We then repeat the previous two steps but in the **get\_odd\_addr** state and then the **read\_odd\_addr** state.
- Once we are done, we calculate the next address in the **calc\_next** state and since we have asserted the **forward** signal to be true (`1'b1`), we move into the **increment** state to increment the current address to calculate the next address.
- Once done, we transition to the **finished** state and the **finish** signal becomes `1'b1` and is sent to the **flash\_control** module to indicate that the data at the new address is ready to be read.
- Hence, through this simulation above, we can confirm that the module works correctly and as intended.

## 5. Signal Tap Screenshots:

### Keyboard Audio Controller SignalTap:




Figure 7: Keyboard Audio Controller (Play)

- In the SignalTap screenshot above, I entered the key E (45h) which corresponds to the play button.
- As a result, we are in the state 5'b00111 which is the **forward\_state** (since we are playing in the forward direction). The signal **read\_ready** is hence 1'b1.




Figure 8: Keyboard Audio Controller (Pause)

- In the SignalTap screenshot above, I entered the key D (44h) next which corresponds to the pause button.
- As a result, we are in the state 5'b01000 which is the **stay\_forward** state (since we are waiting in the forward direction). The signal **read\_ready** is hence 1'b0.




Figure 9: Keyboard Audio Controller (Backward)

- In the SignalTap screenshot above, I entered the key B (42h) next which corresponds to the play backwards button.
- As a result, we are in the state 5'b01101 which is the **backward\_state** (since we are now playing in the backward direction). The signal **read\_ready** is hence 1'b1.

Flash Control and Address Calculator SignalTap Screenshots on following pages ->

Flash Control SignalTap:

The SignalTap analysis for the **flash\_control** module involves being in the **idle** state for most of the time and then in the **finished** state for a very short period where the signals change. This made it difficult to get proper screenshots from a real time analysis, but I managed to get screenshots of all major states.

Note: Ignore the interval -32 to -31 which shows the signal values of an older runtime (look to the right of that section). The section shows up because I had to set a time bar to capture the state change that occurs for a very short period.




Figure 10: Flash Control (Idle)

- In the SignalTap screenshot above, we are in the **idle** state and all the signals are 1'b0.




Figure 11: Flash Control (Handle Read Op)

- In the SignalTap screenshot above, we are in the **handle\_read\_op** state and all the signals are also 1'b0.




Figure 12: Flash Control (Finished)

- In the SignalTap screenshot above, we are in the **finished** state. The signal **end\_flash\_read** which needs to be sent to the **address\_calc** module is 1'b1 as seen by the bolded red line.

Address Calculator SignalTap:

Just like for the **flash\_control** module, the SignalTap analysis for the **address\_calc** module involves being in the **idle** state for most of the time and then in the **finished** state for a very short period where the signals change. This made it difficult to get proper screenshots from a real time analysis, but I managed to get screenshots of all major states.

Note: Ignore the interval -32 to -31 which shows the signal values of an older runtime (look to the right of that section). The section shows up because I had to set a time bar to capture the state change that occurs for a very short period.




Figure 13: Address Calculator (Get Odd Addr)

- In the screenshot above, the FSM is in the **read\_odd\_addr** state (6'b010000). It is signalling the flash to read the data held at the lower 16 bits of the address of the flash memory.
- In addition, **forward** and **play** (from the **keyboard\_audio\_controller**) are also 1'b1 as seen.




Figure 14: Address Calculator (Get Even Addr)

- In the screenshot above, the FSM is in the **read\_even\_addr** state (6'b001000). It is signalling the flash to read the data held at the upper 16 bits of the address of the flash memory.
- In addition, **forward** and **play** (from the **keyboard\_audio\_controller**) are also 1'b1 as seen.



**6. How I ran the simulations:**

- The simulations were run making a ModelSim project lab\_2\_sim.mpf and uploading the testbench (\_tb.sv) files.
- Upon adding the files to the project, they were compiled and then uploaded using 'vsim module', and then the commands 'restart -f', and 'run -all'.
- Each of the three FSMs were tested and their waveforms analyzed.
- The annotations/explanations of the waveforms can be found in the earlier sections of this document, while the .do files are also available to view in the ./sim folder.
- The waveforms were used to debug the modules.

**7. Additional Info:**

- References from the lecture slides are mentioned in comments where possible.
- Any calculations are also mentioned in comments.
- There are comments explaining how the different FSMs interact with each other through certain input/output signals.
- All .sv and \_tb.sv files are found in /rtl/template\_de1soc
- All screenshots are found in /doc
- All .do files are in /sim
- The modelsim project .mpf file is found in /sim