SHIFT REGISTERS


Shift registers load the data present on its inputs and then moves or shifts it to its output once in every clock cycle.

- 1. Serial Input Serial Output (SISO)
- 2. Serial Input Parallel Output (SIPO)
- 3. Parallel Input Serial Output (PISO)
- 4. Parallel Input Parallel Output (PIPO)

Serial Input Serial Output (SISO)

SISO is a type of shift register which receives a serial stream of bits or bytes and shifts the stream serially.

$$T_{input} = n t_{ff}$$
 $T_{output} = n t_{ff}$
 $T_{latency} = (n-1) \cdot t_{ff}$




```
serial_out <= 0;  // Reset output to 0
end else
begin
serial_out <= shift_reg[WIDTH-1];
    // Output the MSB
shift_reg <= {shift_reg[WIDTH-2:0], serial_in};
    // Shift left and insert new input
end</pre>
```

end

endmodule

Serial Input Parallel Output (SIPO)

SIPO is a type of shift register which is used to convert a serial data stream into a parallel data stream.



```
module SIPO #(parameter WIDTH = 4)(
  input wire clk.
                     // Clock signal
 input wire rst,
                     // Asynchronous reset (active
high)
 input wire serial_in, // Serial data input
 output reg [WIDTH-1:0] parallel_out // Parallel data
output
);
// Internal register to hold the shift register values
  reg [WIDTH-1:0] shift reg;
always @(posedge clk or posedge rst)
  begin
   if (rst) begin
     shift reg <= 0;
                         // Reset all bits to 0
   parallel out <= 0;
                         // Reset parallel output to 0
   end
else begin
shift_reg <= {shift_reg[WIDTH-2:0], serial_in};</pre>
  // Shift left
 parallel out <= shift reg; // Update parallel output
    end
 end
```

endmodule




PISO (Parallel-In Serial-Out)

PISO takes a parallel data stream as input and outputs a serial stream of data. In integrated circuits, due to the limitation of input and output ports parallel data stream is converted to the serial data stream.


```
T_{input} = t_{ff}
                                            T_{output} = n \cdot t_{ff}
                          t<sub>latency</sub>=t<sub>ff</sub>
                                                        dff4
  load
module PISO (
  input clk,
                   // Clock signal
                    // Active-low reset
  input rst_n,
                    // Load signal (to load parallel data)
  input load.
  input [7:0] parallel_in,// 8-bit parallel input
  output reg serial_out // Serial output
                                                     );
 reg [7:0] shift_reg;
                        // 8-bit shift register
always @(posedge clk or negedge rst_n)
begin
  if (~rst_n) begin
    shift_reg <= 8'b0; // Reset the shift register
    serial_out <= 0; // Reset serial output
  end else if (load) begin
    shift reg <= parallel in; // Load parallel data
    serial_out <= shift_reg[7]; // Output MSB initially
  end
else begin
    serial_out <= shift_reg[7]; // Output MSB of the register
    shift_reg <= shift_reg << 1; // Shift left
  end
end
endmodule
```


PIPO (Parallel-In Parallel-Out)

In PIPO a parallel data stream is input and a parallel data stream is output. PIPO is most popularly known as pipeline register or simply as register. PIPO is used for storing a data for one clock cycle or delaying a data by one clock cycle.



Universal Shift Register





✓ IIT KHARAGPUR : **PROF. INDRANIL SENGUPTA** (HARDWARE MODELING USING VERILOG)

https://www.youtube.com/watch?v=NCrlyaXMAn8&list=PLJ5C_6qdAvB ELELTSPgzYkQg3HgclQh-5

✓ **ANKIT GOYAL SIR**: DIGITAL ELECTRONICS
https://youtube.com/playlist?list=PLs5 Rtf2P2r41iuDKULDHHnlwfXyTA
xBH&si=PhMhOvo8 rT1a53y

✓ BOOKS:

- DIGITAL ELECTRONICS: Digital Logic and Computer Design by
 M. Morris Mano.
- VERILOG: Verilog HDL Samir Palnitkar
- Digital Design With an Introduction to the Verilog HDL, VHDL, and SystemVerilog by M. Morris Mano and Michael D. Ciletti

