

PES UNIVERSITY

(Established under Karnataka Act No. 16 of 2013)

100-ft Ring Road, Bengaluru – 560 085, Karnataka, India

LOW POWER VLSI PROJECT LOW POWER ALU DESIGN using cadence genus

Submitted by-

Harshitha R -PES1UG22EC088

Jan - May 2025

under the guidance of

Prof. Babitha S Ullal

Department of Electronics and Communication Engineering

PES University

PROGRAM B.TECH

Introduction:

The Arithmetic Logic Unit (ALU) is a core component in processors responsible for performing arithmetic and logical operations. In digital systems, especially in embedded and battery-powered applications, power efficiency is a key design parameter. This project implements a 4-bit ALU capable of performing 8 operations (ADD, SUB, AND, OR, XOR, SHL, SHR, NOT), focusing on optimizing power consumption through clock gating.

Motivation:

Conventional ALU designs consume dynamic power continuously, even when inactive. To enhance power efficiency, this project explores a design methodology that disables clock propagation to parts of the circuit when not in use. By integrating clock gating, we reduce unnecessary switching activity and conserve power, making the design suitable for low-power systems such as IoT devices, wearable electronics, and embedded controllers.

<u>Unoptimized ALU design –</u>

```
<u>Design code –</u>
```

```
);
`timescale 1ns/1ps
module alu (
                                                       // Registered inputs
  input wire clk,
  input wire rst,
                                                       reg [3:0] A_reg, B_reg;
  input wire enable,
                                                       reg [2:0] opcode_reg;
  input wire [3:0] A,
                                                       always @(posedge clk or posedge rst)
                                                     begin
  input wire [3:0] B,
                                                         if (rst) begin
  input wire [2:0] opcode,
                                                            A reg \leq 4'd0;
  output reg [3:0] result,
                                                            B_{reg} \le 4'd0;
  output reg carry,
                                                            opcode reg <= 3'd0;
  output reg zero
```

```
end else if (enable) begin
                                                            3'b001: {carry, result} <= A reg -
                                                   B_reg; // SUB
      A reg \leq A;
                                                            3'b010: result <= A reg & B reg;
       B reg \le B;
                                                   // AND
      opcode reg <= opcode;
                                                            3'b011: result <= A_reg | B_reg;
    end
                                                   // OR
  end
                                                            3'b100: result <= A reg ^ B reg;
                                                   // XOR
                                                            3'b101: result <= A_reg << 1;
  // ALU Operation
                                                   // SHL
  always @(posedge clk or posedge rst)
                                                            3'b110: result <= A reg >> 1;
begin
                                                   // SHR
    if (rst) begin
                                                            3'b111: result <= ~A reg;
       result <= 4'd0;
                                                   // NOT
      carry <= 1'b0;
                                                            default: result <= 4'd0;
      zero <= 1'b0;
                                                          endcase
    end else if (enable) begin
                                                          zero <= (result == 4'd0);
      carry <= 1'b0;
                                                        end
      case (opcode_reg)
                                                      end
         3'b000: {carry, result} <= A reg +
B reg; // ADD
                                                    endmodule
Testbench code -
                                                      wire carry, zero;
`timescale 1ns/1ps
module alu tb;
                                                      // Instantiate DUT
  reg clk, rst, enable;
                                                      alu top uut (
                                                        .clk(clk),
  reg [3:0] A, B;
  reg [2:0] opcode;
                                                        .rst(rst),
  wire [3:0] result;
                                                        .enable(enable),
```


```
.A(A),
    .B(B),
                                                        A = 4'd5; B = 4'd3; opcode = 3'b000;
                                                   #20; // ADD
    .opcode(opcode),
                                                        A = 4'd7; B = 4'd2; opcode = 3'b001;
    .result(result),
                                                   #20; // SUB
    .carry(carry),
                                                        A = 4'd12; B = 4'd10; opcode = 3'b010;
    .zero(zero)
                                                   #20; // AND
  );
                                                        A = 4'd6; B = 4'd9; opcode = 3'b011;
                                                   #20; // OR
                                                        A = 4'd7; B = 4'd5; opcode = 3'b100;
  // Clock generation
                                                   #20; // XOR
  initial begin
                                                        A = 4'd3; opcode = 3'b101; #20;
    clk = 0;
                                                   // SHL
    forever #5 clk = ^{\sim}clk; // 10ns clock
                                                        A = 4'd8; opcode = 3'b110; #20;
                                                   // SHR
  end
                                                        A = 4'd4; opcode = 3'b111; #20;
                                                   // NOT
  // Stimulus
  initial begin
                                                        // Test with enable OFF
    $dumpfile("alu waveform.vcd");
                                                        enable = 0;
    $dumpvars(0, alu tb);
                                                        A = 4'd9; B = 4'd9; opcode = 3'b000;
                                                   #20;
    rst = 1; enable = 0; A = 0; B = 0; opcode
= 3'b000;
                                                        #20 $finish;
    #12 rst = 0;
                                                      end
    enable = 1;
                                                    endmodule
```

Optimized ALU design -

```
Design cde –
                                                          enable reg <= enable;
`timescale 1ns/1ps
                                                     end
module alu_top (
                                                     assign gated clk = clk & enable reg;
  input wire clk,
  input wire rst,
                                                     // Registered inputs
  input wire enable,
                                                     reg [3:0] A_reg, B_reg;
  input wire [3:0] A,
                                                     reg [2:0] opcode_reg;
  input wire [3:0] B,
  input wire [2:0] opcode,
                                                     always @(posedge gated_clk or posedge
                                                   rst) begin
  output reg [3:0] result,
                                                       if (rst) begin
  output reg carry,
                                                          A reg <= 4'd0;
  output reg zero
                                                          B reg <= 4'd0;
);
                                                          opcode_reg <= 3'd0;
                                                        end else begin
  // Clock gating logic
                                                          A_reg <= A;
  wire gated clk;
                                                          B_reg <= B;
  reg enable reg;
                                                          opcode_reg <= opcode;
                                                        end
  always @(posedge clk or posedge rst)
begin
                                                     end
    if (rst)
      enable reg <= 1'b0;
                                                     // ALU Operation
    else
```

```
always @(posedge gated clk or posedge
                                                             3'b011: result <= A reg | B reg;
                                                    // OR
rst) begin
    if (rst) begin
                                                             3'b100: result <= A_reg ^ B_reg;
                                                    // XOR
       result <= 4'd0;
                                                             3'b101: result <= A reg << 1;
       carry <= 1'b0;
                                                    // SHL
      zero <= 1'b0;
                                                             3'b110: result <= A reg >> 1;
    end else begin
                                                    // SHR
      carry <= 1'b0;
                                                             3'b111: result <= ~A_reg;
                                                    // NOT
                                                             default: result <= 4'd0;
      case (opcode reg)
                                                           endcase
         3'b000: {carry, result} <= A reg +
B reg; // ADD
                                                           zero \leftarrow (result == 4'd0);
         3'b001: {carry, result} <= A reg -
                                                         end
B_reg; // SUB
                                                       end
         3'b010: result <= A_reg & B_reg;
// AND
                                                    endmodule
<u>Testbench code –</u>
`timescale 1ns/1ps
module tb alu;
  reg clk, rst, enable;
                                                      // Instantiate DUT
  reg [3:0] A, B;
                                                      alu top uut (
  reg [2:0] opcode;
                                                         .clk(clk),
  wire [3:0] result;
                                                         .rst(rst),
  wire carry, zero;
                                                         .enable(enable),
```

```
.A(A),
    .B(B),
                                                        A = 4'd5; B = 4'd3; opcode = 3'b000;
                                                   #20; // ADD
    .opcode(opcode),
                                                        A = 4'd7; B = 4'd2; opcode = 3'b001;
    .result(result),
                                                   #20; // SUB
    .carry(carry),
                                                        A = 4'd12; B = 4'd10; opcode = 3'b010;
    .zero(zero)
                                                   #20; // AND
  );
                                                        A = 4'd6; B = 4'd9; opcode = 3'b011;
                                                   #20; // OR
                                                        A = 4'd7; B = 4'd5; opcode = 3'b100;
  // Clock generation
                                                   #20; // XOR
  initial begin
                                                        A = 4'd3; opcode = 3'b101; #20;
    clk = 0;
                                                   // SHL
    forever #5 clk = ^{\sim}clk; // 10ns clock
                                                        A = 4'd8; opcode = 3'b110; #20;
                                                   // SHR
  end
                                                        A = 4'd4; opcode = 3'b111; #20;
                                                   // NOT
  // Stimulus
  initial begin
                                                        // Test with enable OFF
    $dumpfile("alu waveform.vcd");
                                                        enable = 0;
    $dumpvars(0, tb alu);
                                                        A = 4'd9; B = 4'd9; opcode = 3'b000;
                                                   #20;
    rst = 1; enable = 0; A = 0; B = 0; opcode
= 3'b000;
                                                        #20 $finish;
    #12 rst = 0;
                                                      end
    enable = 1;
                                                    endmodule
```



Working

The ALU accepts two 4-bit inputs (A and B) and a 3-bit opcode to determine the operation. It also has control signals: clk, rst, and enable.

Opcode	Operation	Description
000	ADD	Adds A and B
001	SUB	Subtracts B from A


010	AND	Bitwise AND
011	OR	Bitwise OR
100	XOR	Bitwise XOR
101	SHL	Shift A left by 1
110	SHR	Shift A right by 1
111	NOT	Bitwise NOT of A


Enable Signal:

- When enable is high, the ALU performs the operation.
- When enable is low, inputs and outputs remain unchanged, avoiding unnecessary computation.

Clock Gating (Optimized Design):

- Instead of allowing the entire ALU to receive the system clock continuously, a gated clock (gated_clk) is generated by combining the main clk with a registered version of enable.
- The ALU logic and input latching are only triggered when enable is high, reducing dynamic power.







Difference Between Unoptimized and Optimized Design

Feature	Unoptimized ALU	Optimized ALU with Clock Gating
Clock Propagation	Always active	Controlled by enable using gating
Power Consumption	Higher due to continuous switching	Reduced by avoiding unnecessary toggling
Input Register Clocking	On every posedge clk	Only when enable is high
Area Overhead	Low (no gating logic)	Slightly increased (gating circuit added)
Complexity	Simple	Moderate due to additional gating logic
Suitability for Low Power	Poor	Excellent

Conclusion

The project successfully demonstrates the implementation of a 4-bit ALU with low-power optimization through clock gating. While the unoptimized design continuously consumes power regardless of control signals, the optimized version activates the ALU logic only when required. This approach significantly reduces dynamic power usage, making the design ideal for modern low-power embedded systems.

Clock gating proves to be an effective and practical technique in digital design for energy-efficient operation. Future enhancements could include support for more operations, wider data paths, and integration into larger processor systems.

Thank You