



MCAAssignment - 1

- Q) With a neat diagram explain Von-Neumann & Harvard Architecture.

Sol:

Von-Neumann

- ① Same memory space is shared by program & data in Von-Neumann
- ② Single bus is sufficient since data & programs cannot be fetched at a time
- ③ Cost effective architecture.

Harvard Architecture

- ④ Separate memory space for code & data
- ⑤ Additional bus is required
- ⑥ Cost is more due to separate bus for code & data.
- ⑦ Free data in code / program is only specific to code / data mem respectively

② List the difference b/w RISC and CISC

Ans:

RISC


- ★ Instructions are simple
- ★ One instruction will only take one clock pulse (1.5 CPS) Ans
- ★ Instruction length is ~~size~~ fixed.
- ★ More burden on compiler
 - ★ Same example has to be difficultly implemented
- ★ RAM burden is very less
- ★ Code density is more

CISC

- ★ Complex instructions
- ★ One instruction will take more than one clock pulses to execute (2 to 15 CPS) Ans
- ★ Variable length instructions
- ★ Less burden on compiler
 - ★ e.g. SQRT is in its instruction set only
- ★ More extensive RAM usage.
- ★ Code density is less

(3) With a neat diagram explain the ARM7 architecture.

Ans:



PTO.

Features used

→ Load/Store Architecture

- Fixed length 32 bit instructions

- 3 address instruction formats

ARM processor is a 32 bit architecture

Most ARM's implement two instruction sets

- 32 bit ARM Instruction set

- 16 bit Thumb Instruction Set

④ Has von-neumann Architecture

→ 3 stage pipelining

→ Fetch

- Decode

→ Execute

32 bit

① Data bus

② Address bus

③ Registers (37 in number)

④ Instruction set

★ 32x8 Multiplier

★ 16 bit Thumb instruction set

★ Barrel shifter

Data types

ARM processor supports 6 data types

- 8 bit signed & unsigned bytes.

- 16 bit signed & unsigned half word aligned on 2 byte boundaries.

- 32 bit signed and unsigned half words.

ARM instructions are all 32 bit words.

aligned thumb instructions are half words aligned on 2 byte boundaries.

Internally all ARM operations are on 32bit
operands. The shorter data type are only
supported by data transfer instructions.
When a byte is loaded from memory it is
zero or sign-extended to 32 bits.

ARM co-processors supports floating point values.

(a) programming model for ARM7

env: Each instruction can be viewed as performing a refined transformation of states.

④ Visible register

④ Invisible registers

④ System memory

④ User memory

Processor modes

ARM has some basic operating modes

→ Modes change by software control or external interrupts.

(PSR [4:0] mode)

0000

User

Normal user code

0001

FIQ

Processing fast interrupt

0010

IRQ

Processing software interrupt

0011

SVC

Processing memory faults

0100

Absn

Handling undefined instructions

1011

Undif

Running privileged OS

0110

System

+

- Most programs operate in user mode ARM has other privileged operating modes which are used to handle exceptions, supervisor calls & system entry.
- More access rights to memory systems & coprocessing
- Current operating mode is defined by CPSR[4:0].

Privileged Modes

Supervisor mode:

- Have some protective privileges.
- System level functions can be accessed through specified supervisor calls.
- Usually implemented by software interrupt.

ARM has 37 registers all of which are 32 bits

- 1 program counter
- 1 current program status register
- 5 dedicated saved program status registers.
- 30 general purpose registers.

- Each mode can access
- a particular set of R0-R12 registers
 - Stack pointer : R14 - Link register
 - Program counter R15 (PC)
 - the current program status register CPSR

Privileged modes can be accessed via
particular SPSR (Saved program status
register).

(R0 to R15 + CPSR) → User mode

| F1.A | trap | SVC | Unde | Absr |
|----------|----------|----------|----------|----------|
| R8 | | | | |
| R9 | | | | |
| R10 | | | | |
| R11 | | | | |
| R12 | | | | |
| R12 (SP) | R13 (SP) | R13 (R9) | R13 (SP) | R13 (SP) |
| R14 (LW) | R14 (LW) | R14(LW) | R14(LW) | R14(LW) |
| SPSR | SPSR | SPSR | SPSR | SPSR |

Q) With a neat diagram explain 2 stage pipeline of ARM.

- Pipelining is the mechanism used by RISC & CISC processor to execute instructions.
- By speeding up the execution by fetching the instruction while other instructions are being decoded & executed simultaneously.
- Pipelining is a design technique or process which plays an important role in increasing the efficiency of data processing in the processor of a computer & pc.
- The ARM7 has three stage pipeline.
 - Fetch: The instruction is fetched from the memory.
 - Decode: The instruction's opcode & operands are decoded to determine what function to perform.
 - Execute: The decoded instruction is executed.

Each of these operations requires one clock cycle for typical instructions thus a normal instruction requires three clock cycles to completely execute, known as the latency of

Instruction execution

Because the pipeline has three stages on instruction execution completed in every instruction's execution completed in every clock cycle. In other words the pipeline has a throughput of one instruction per cycle.

| Fetch | Decode | Execute |
|--------------------|--------|---------|
| Time cycle 1 ADD 0 | ADD 0 | 0 0 |
| ↓ cycle 2 0xx0 | ADD 0 | 0 0 |
| cycle 3 0xp0 | ADD 0 | ADD 0 |

Q) With a neat diagram explain CPSR register.

CPSR - Current program status register.

bits N Z C V Q undefined EFT mode

Condition code flags

- N : Negative result from ALU

- Z : Zero result from ALU

- V : ALU operation overflowed

- C : ALU operation carried out

Sticky overflow flag; Q flag

- Architecture STE only

- Indicates if saturation has occurred during certain operations

Interrupt Disable Bits

S = 1 Disables the IRQ

S = 0 disables the FIQ

T-bit

- Architectures xT Only

- 0) T = 0 processor in ARM state

- 1) T = 1 in thumb state

Mode bits

- Simply the processor mode

CPSR \rightarrow holds the information about the current state of the processor

SPSR \rightarrow Saved processor state register

holds the information on the processor state before the system changed to thumb mode.
i.e. processor state just before an exception

(8) Explain the seven different modes in ARM.

Sol:

ARM7 DM7 has 7 modes of operation

(*) User mode

• used ARM programs execution state and
is used for executing most application
programs.

(*) Fast interrupt (FIQ) mode supports a data
transfer or channel process.

(*) Interrupt (IRQ) mode is used for general
purpose interrupt handling.

(*) Supervisor mode is a protected mode for the
O.S.

(*) Abort mode is entered after a data or
interrupt instruction perfect Abort.

(*) System mode is a privileged user mode
for the O.S.

(*) we can only enter system mode from
another privileged mode by modifying the
mode bit of the CPSR.

(*) Undefined mode is entered when an
undefined instruction is executed.

Modes other than user mode are collectively known as privileged mode. Privileged modes are used to service interrupts or exceptions or to access protected resources.

Mode

User

Fault-Interrupt

Interrupt

Supervisor

Abort

System

Undefined

Mode Identifier

user

fiq

irq

src

abt

sys

und

⑥ Explain the nomenclature in ARM.

ARM was originally from Acorn computers Ltd. First RISC processor for commercial use.

ARM7TDMI

32 bit processor (Advance RISC Machine)

→ Thumb Architecture extension

D → Debug extension

M → Enhanced extension

I → In circuit Emulation

ARM: S03 S43 S23 TDMI & S E3 S53 S F3 S S

S → Series

M → Memory management unit

C → Cache

T → Thumb 16 bit code

D → JTAG debugger

N → fast multiply

E → Embedded ICE (In circuit Emulation)

E → Enhanced instruction for DSP

J → JAVA acceleration for DSP

F → Floating point

S → Synthesizable version

Q) What is JTAG? Explain State Diagram.


Ans: * JTAG has become a standard in embedded systems and it is available in nearly every microcontroller & FPGA on the market.

* If we have programmed a microcontroller there is a strong chance that we have used JTAG or its related standards.

② JTAG - Joint Test Action Group. is an industry standard for verifying design & testing PCBs after manufacturing.

* JTAG implements standards for on-chip instrumentation in electronic design automation (EDA). as a complementary tool to digital simulation.

It specifies the use of a dedicated debug port implementing a serial communications interface for low-overhead access without requiring direct external access to the system address or direct buses. The interface comes to an on-chip test Access Port (TAP), that implements a stateful protocol to access a set of test registers.



(1) What is Single Tasking? Give examples
processor applications.

Ans: Single tasking means doing one task
at a time with as little distraction & interu-
ption as possible.

(2) Microcontrollers are known as "Comput-
er on chip". They are designed to perform
single task only because its processing
power as well as memory is not suitable
for installing an O.S..

(12) What is MMU? Why MMU is required? Give eg. of MMU support.

The memory can be defined as a collector of data in a specific format. It is used to store instructions & processed data. The memory comprises a large array or group of words or bytes each with its own location.

- ① The primary motive of a computer system is to execute programs. These programs along with the information by address should be in the main memory during execution. The CPU fetches the instructions from the memory according to the value of the program counter.
- ② The main memory is central to the operation of the computer. Main memory is a large array of words & bytes, ranging in size from hundreds of thousands to billions.
- ③ Main memory is a repository of rapidly available information shared by the CPU & I/O devices.
- ④ Main memory is the place where programmes & information are kept when the processor is effectively utilizing them. Main memory is associated with the processor to extremely fast.

- ④ Main memory is also known as RAM (Random access memory). This is a volatile memory meaning RAM's contents are lost when a power interruption occurs.

Memory Management

- ① In a multiprogramming computer two resides in a part of memory and it is used by multiple process.
- ② The task of subdividing the parts of the memory among different processes is called memory management.
- ③ Memory management is a method in O.S. to manage operations like main memory, disk memory during process execution.
- ④ The main aim of memory management is to achieve efficient utilization of the memory.
- Why memory management is required?
- ⑤ To allocate & de-allocate the memory before and after the process execution.
- ⑥ To keep track of the used memory space by process.
- ⑦ To minimize the fragmentation issue.

④ To proper utilization of main memory.

⑤ To maintain data integrity while execution of process

Ex. IBM system/360 Model R7, IBM System/370.

ARM

⑥ ARM architecture based application processor implement an MMU designed by ARM. Virtual memory system architecture. The current architecture defines PTB & for describing 4KB and 64KB pages, 2MB sections and 16MB super sections. Legacy versions also defined 1KB tiny space.

Q) Write a C program to find the endianness of given number in little, big or off-end.

Sol

```
#include <stdio.h> //without main:
```

```
int main() {
```

```
    unsigned int x = 0x76543210;
```

```
    char *c = (char*)&x;
```

```
    if (*c == 0x10)
```

```
        printf("Underlying architecture is little
```

```
        endian\n");
```

```
    else
```

```
        printf("Underlying architecture is big endian\n");
```

```
    return 0;
```

```
}
```

```
3.
```

(15) Explain

(a) Bit (b) Byte (c) Nibble (d) Halfword (e) word

Binary values are often grouped into common lengths of 8 & 16. This number of digits is called the length of a number. Common bit lengths of binary numbers include bits, nibble, bytes. Each zero or one in a binary number is called a bit.

Length Name Example

1 Bit 0

4 Nibble 1011

8 Byte 1011 0101

16 Half word 1011 0101 1001001

Word is another length that gets thrown out from time to time. Word is much less sounding more ambiguous. The length of a word is usually dependant on the architecture of a processor. It could be 16 bits, 32 bits, 64 bits or even more.

The terms half word or single word are often used in contemporary computing to refer to common word size relative to a 32 bit base code size.

half word = 16 bits

word = 32 bits

(b) Explain the word align & half word align in ARM memory.

- Ans:
- (i) Different processors have different definition for a word.
 - (ii) For a 32 bit processor a word is 32 bit (4 bytes).
 - (iii) As the name implies, a ~~Byte~~ word is 16 bit for 16 bit processor.
 - (iv) For 8 bit processor 8 bit means a word.

word alignment: The stored address are adjacent & can be divided by 4, the last two digits are 00.

Half word alignment: that is the stored address are adjacent & divisible by 2 that is the last bit is 0.

ARM architecture requires 32 bit ARM instructions that must be word aligned & stored in memory & 16 bit thumb instructions require half word aligned & stored. Therefore in ARM state the value of R15 is always divisible by 4 that is lowest 2 bits of the R15 register are always 00.

In the thumb state, the value of R15 is always divisible by 2, which is the lowest bit of the R15 register always. One word consists of one more byte i.e. usually integer bits of bytes.

(18) Explain the following addressing modes.

ARM

① Three address

② Two address

③ One address instruction using ARM

Ans: Sequence of instructions forms a program to perform a specific task.

Op code field → specifies how data manipulation

2 components

Address field → specifies the data location

When data to be read from or stored into two or more address fields may have one or more than one address.

④ Three address instructions

⑤ Two address instructions

⑥ One address instructions

⑦ Zero address instruction

Processor can execute an instruction only if it is represented in binary sequence

Unique binary sequence pattern must be assigned. This process is called Op-code encoding.

One address instructions.

- ① This uses an implied accumulator register for data manipulation and the other is in the register or memory location
- ② Implied means that the CPU already knows that one operand is in the accumulator so there is no need to specify it.
eg:- LDR addr
ACC ← (addr)

Two address instructions

- ③ In one address instructions the results are stored in only accumulator. but here the results can be stored in different locations.
i.e. Register or memory location.

But requires more number of bit to represent the address

eg MOV R₁, R₂
R₁ ← [R₂]


Three address instructions

- (*) This has three address fields to specify a register or memory location.
- (*) Program created are much short in size but number of bits per instruction increases.
- (*) These instructions make creation of program much easier but it does not mean the program will run much faster because now instructions only contain more information but each microoperation will be performed in one cycle only.

Ex:- ADD R₃, R₁, R₂

$$\underline{R_3 = R_1 + R_2}$$

⑩ Explain the LPC2148 microcontroller.
Block diagram.



LPC 2148 features

- 16bit/32bit ARM7TDMI microcontroller
- 8kb to 40kb of on chip static RAM
- 32KB to 512KB of on chip flash memory
- 128bit wide Interface/accumulator enables 60MHz high speed operation
- In system programming (IS) Application programming via on chip boot loader software.
- USB 2.0 full speed device controller with 2kb of end point RAM
- Single 10bit DAC provides variable analog output
- Two 32bit timers/internal event counter, PWM unit & watch dog timer
- Low power Real time clock (RTC) with independent power & 32kHz clock input
- Up to 21 external interrupt pins available
- The on chip integrated oscillator operates with an external crystal from 1MHz to 25MHz
- Single power supply with PDR, BOD circuits CPU operating voltage range of 3.0V to 3.6V

(2) Explain the LPC2148 microcontroller GPIO pins.

Sol: (1) GPIO → General purpose Input/Output
A 32 bit register used to select the function of pins in which the user needs to operate

(2) There are four functions (max) of each pin of the controller, which the first function is GPIO.

(3) It means that the pin can either act as an input or output with no specific functions.

There is to actually three PIN register in LPC2148 controller in order to control the functions of the pins in the respective ports. The classification is given below:

PINSEL0 - controls function of port 0.0 - port 0.

PINSEL1 - controls function of port 0.16 - Port 0.31

PINSEL2 - controls function of port 1.16 - Port 1.31

Now the 00 of 32 bits register are GPIO configuration.

(4) LPC2148 has two 32bit general purpose I/O ports.

(5) A total of 30 I/O and a single output only pin out of 32 pins are available on PORT0. PORT1 has upto 16 pins available for GPIO functions. PORT0 & PORT1 are controlled via two groups of 4 registers.

- ③ IOPIN
- ④ IODEL
- ⑤ IODIR
- ⑥ IOPCLR

→ IOPIN

- ① This register provides the value of port pins that are configured to perform only digital functions.
- ② The register will give the logic value of the pin regardless of whether the pin is configured for input or output or as GPIO or an alternate digital function.

③ As an example: That particular port pin may have GPIO input, output, UART receiver, PWM output as selectable functions. Any configurations of that pin will allow its current logic state to be read from the IOPIN register.

→ IOSER

- ① This register is produced the high level output at the port pins configured as GPIO in an output mode.
- ② Writing 1 produces a high level at the corresponding port pins. Writing a 0 has no effect.
- ③ If any pin is configured as an input or a secondary function, writing 1 to the corresponding bit in the IOSER has no effect.

If any pin is configured as an input or a secondary function, writing 1 to the corresponding bit in the IOSSET has no effect. Reading the IOSSET register returns the value of this register as determined by previous writes to IOSSET. Register SODIR returns the value of this register, as determined by previous writes to IOSSET & SOCR. This value does not reflect the effect of any outside world influence on the I/O pins.

SODIR

This word accessible register is used to control the direction of the pins when they are configured as GPIO port pins. Direction bit for any pin must be set according to the pin functionality.

SOCR

This register is used to produce a low-level output at port pins configured as GPIO in an output mode. Writing 1 produces a low level at the corresponding port pin & clear the corresponding bit in IOSSET register. Writing 0 has no effect. If any pin is configured as an input or a secondary function, writing to SOCR has no effect.

(Q) With a neat diagram explain Baud rate & Bit rate. Explain Calculations.


Baud: - says how many times a signal changes per second.

Bit rate: - says how many bits can be sent per unit time (per second).

Bit rate is controlled by baud and number of signal levels.

Baud rate,

- Number of times lines changed per second
- Let Baud rate be 4 (4 changes per second)
- Let bits per line change be 2
- Bit rate = 8 bits per second
- So Bit rate = $\times 2$ Baud rate in this example



- Baud rate defines the switching speed of a signal.
- Bit rate defines the rate at which information flows across a data link measured in bits/second.
- For a binary two level signal a data

rate of one bit per second is equivalent to one baud.

- An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, find baud rate & the bit rate.

1 bit → 1 symbol.

$$\frac{1000 \text{ bands/sec}}{\text{symbols}} = \text{Band rate}$$

↓

symbols

$$\text{Bit rate} = 1000 \times 4 = 4000 \text{ bps.}$$

- If bit rate (or data rate) is "5", baud rate or symbol rate is "3".

General formula:-

$$B = S \times n$$

B → Data Rate (bits per second)

S → Symbol rate (symbols/sec).

n → Number of bits per second

If $n=1$, Band rate = bit rate

$n=4$, Bit rate = $4 \times$ Band rate

(2) With the neat diagram, explain the working feature of SPI protocol.

Sol: ① The serial peripheral interface (SPI) is a synchronous serial communication interface specification used for short distance communication primarily in embedded system. The interface specification was developed by Motorola.

② SPI devices communicate in full duplex using a master-slave architecture usually with single master. The master device originates the frame for reading & writing. Multiple slave devices may be supported through selection with individual chip select (CS), sometimes called slave select (SS) lines.

③ SPI is called a 4 wired serial bus, contrasting with 3, 2 or 1 wired serial bus.

④ The SPI may be accurately described as a synchronous serial interface.

⑤ But it is different from the synchronous serial interface (SSI) protocol, which is also a four wire synchronous serial communication protocol.

The SPI bus specifies four logic signals -
SCLK : Serial clock (output from master)
MOSI: Master out Slave in (data from master)
MISO: Master in Slave out (data from slave)

CS or SS → chip select or slave select

so when $\overline{CS} = 0$ the master has selected the slave to communicate



Working of SPI:

- ① Master will generate clock whenever it wants to write data to a slave device. After 8 clock pulse data in the master device and data in the slave device ($b_7 - b_0$) is transferred from the master device.

Features of SPI:

- ② Bidirectional serial data transfer
- ③ Higher speed / data rates
- ④ Simple communication for selecting the slave.

(23) In SPI with a neat timing diagram, explain CPOL & CPHA usage

- Ans:
- ① CPOL determines the polarity of the clock. The polarities can be converted with a simple inverter.
 - ② CPOL = 0, is a clock which idles at 0, and each cycle consists of a pulse of 1, that is the leading edge is the rising edge and the trailing edge is a falling edge.
 - ③ CPOL = 1 is a clock which idles at 1, each cycle consists of a pulse of 0, that is the leading edge is a falling edge and trailing edge is the rising edge.
 - ④ CPHA determines the timing (ie) of the data bits relative to the clock pulse conversion b/w them two forms is non-trivial.
 - ⑤ For CPHA = 0 the "out" side changes the data on the trailing edge of the preceding clock cycle, while the "in" side captures the data on the leading edge of the clock cycle.

Timing diagram
sage

polarity of the
can be converted
to.

which idles at 0,
rest of a pulse at 1.

is the rising
edge is a falling

which idles at 1 &
a pulse at 0.

edge is a falling
is the rising


Timing (ie) of the
in clock pulses.
two forms.

side changes the
edge of the
while the 'in'
a on the leading

the outside holds the data valid until
the trailing edge of the current clock
cycle. For the first cycle, the first bit
must be on the MISO line before the
leading clock edge. An alternative
way of considering it, is to say that clock
idle, followed by a half cycle with the
clock asserted.

For CPHA = 1 the "out" side changes the
data on the leading edge of the clock
cycle, while the "in" side captures the data
on the trailing edge of the clock cycle.
the outside holds the data valid until
the leading edge of the following clock
cycle. For the last cycle, the same
holds the MISO line valid until
the slave holds the MISO line
valid until the slave selects or
disselects. An alternative way of
considering it is to say that CPHA = 1
clock counts of the half cycle with
clock asserted, followed by a half
cycle of clock idle.

- ② The MISO and MOSI signals are usually
stable for the half clock until the next
clock transition. SPI master and
slave devices may well sample data at
different points in the half cycle.




(24) With the next diagram explain the features of I²C & its working.

Ans :-


- ★ Half duplex - serial communication
- ★ Asynchronous communication protocol
- ★ Only two common bus line (wires) are required to control any device/IC on the I²C network.
- ★ Data transfer speed can be adjusted whenever required
- ★ Simple mechanism for validation of data transferred
- ★ Three 7 bit addressing system devices/IC on the I²C bus.
- ★ I²C networks are easy to scale. New devices can simply be connected to the two common I²C bus line.

(*) I²C bus consists of two wires - serial clock ~~frame~~ line (SCL) and serial data line (SDA). The data to be transferred is sent through the SDA wire in synchronised with the clock signals from SCL. All the devices I²C's on the I²C network are connected to the same SCL & SDA lines.



(*) Both the I²C bus lines (SDA, SCL) are created at an open drain driver. It means that any device on the I²C network can drive SDA & SCL low but they cannot drive them high. So a pull-up resistor is used for each bus line to keep them high by default.

(*) The reason for using an open drain system is that there will be no chances of shorting, which might happen when one device tries to pull the line high & some other device tries to pull the line low.




④ The devices that are connected to the I_C bus are either categorized as masters or slaves.

At any instance of time, only a single master stays active in the network.
 → It controls the SCL clock line and decides what operation has to be done on the SDA → data line.

⑤ All other devices that responds to the master are slaves.

When master wants to transfer data or from a slave device, it specifies this particular slave device address on the SDA line and then proceeds with the transfer so effectively; the communication takes place b/w the master device & a particular slave.

(25) With a neat diagram explain the pull up & pull down resistor.



Pull-up resistor:

* A pull-up resistor is used to establish an additional loop over the critical component while making sure that the voltage is well-defined even when the switch is open.

* It is used to ensure that a wire is pulled to a high level in the absence of an I/O signal. Pull-up resistor with a fixed value was used to connect the voltage supply and a particular pin in the digital circuit.

Pull-down Resistor


- ④ A pull down resistor is used to ensure input to the logical systems settle at expected logic level whenever the external device are disconnected or of high impedance.
- ④ It ensures that the wire is at a definite logic level when there are no active connections with the other dev.
→ The pull down resistor holds the logic signal near to zero volts when no other active device are connected.

- Q6) With a neat diagram explain the concept of arbitration in I₂C

- Ans:-
 - ④ I₂C is a multimaster communication meaning more than one device can initiate the transfer, but not at once
 - ④ Bus arbitration happens when two or more masters start to transfer at the same time.
 - ④ When using only one master on the bus there is no real risk of captured data except if the slave device is malfunctioning or if there is a fault condition involving in the SDA/SCL bus

② When MCUs issues the start condition and sends the address the slaves will listen. If the address does not match the address of CPU2, this device has to hold back any activity until the bus becomes idle again after a stop condition.

③ As long as the two MCU's monitors what is going on the bus and as long as they are aware that a transaction is going on because that last issued command was not a stop. There is no problem.



Q7) What is clock stretching? Explain clock stretching in I²C.

Sol:-

★ Clock stretching allows an I²C slave device to force the master device into a waiting state.

★ A slave device may perform clock stretching when it needs more time to manage data such as store, receive or prepare the transmit another byte of data.


④ Clock stretching in I²C can slow down communication by stretching SCL.

During a SCL low phase any I²C device on the bus may additionally hold down SCL to prevent it to raise again.

Enabling them to slow down the SCL clock rate or to stop I²C communication for a while. This is also referred to as clock synchronization.

③ In an I²C communication the master device determines the clock speed which releases master and slave from synchronization exactly to a predefined baud rate.

- Q) Explain the working of DB9 pins and handshaking with the modem.


Sol

| Pin | Signal | Signal name | DTE Signal direction |
|-----|--------|---------------------|----------------------|
| 1 | DCD | Data carrier detect | In |
| 2 | RXD | Receive data. | In |
| 3 | TXD | Transmit data. | Out |
| 4 | DTR | Data terminal ready | Out |
| 5 | GND | Ground | - |
| 6 | DSR | Data set ready | In |
| 7 | RTS | Request to send | Out |
| 8 | CTS | Clear to send | In |
| 9 | RI | Ring indicator | In |

Handshaking Modem:

- ① When receiving, modem answers the phone call & the two modems begin to communicate.
- ② Before anything else happens, the modem must evaluate the quality of the line, negotiate error control protocols and data compression, that they can both recognise & work but what the most suitable communication speed should be based on the conditions. This process is called a handshake.

(2) Explain the RS232 communication with a microcontroller.



(3) Several devices collect data from sensors and need to send it to another unit like a computer for further processing. Data transfer/communication is generally done in 2 ways: is fast and uses more number of lines.

(4) Serial communication on the other hand use only one or two data lines to transfer data & is generally used for long distance communication. In serial communication the data is sent as one bit at a time.

(5) An important parameter considered while transmitting signal port is the Baud rate which is the speed at which data is transmitted serially and receive signal data at different baud rates using software instructions.

(3) Explain frame format in UART communication.

Band rate: No. of symbol changes per second.

- ★ A group of fixed number of bits.
↳ Signal Symbol is a group of 9

Data framing

UART transmits data in packets.

Each data packet may contain one start bit, 5 to 9 data bits an optional parity bit and 1 or 2 stop bits.

| | | | | | | | | | | |
|-------|----|----|----|----|----|----|----|----|----|------|
| Start | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | PB | Stop |
| bit | | | | | | | | | | bit |

- ★ The UART receives data from the data bus and this data are being sent by CPU, memory or MC.
- ★ The data transmission from the data bus to UART is in parallel mode.
- ★ UART adds the start bit, parity bit and a stop bit to the data received from the data bus which creates a packet.
- ★ This packet is now transmitted serial to the receiving UART receiver.
- ★ At receiver, the UART receiver decodes the data bit by bit. This serial data is again converted into parallel form at the receiver.

and then sent to the Data bus.

- ④ At receive the receiver UART controller removes all the start bit, Stop bits and if included parity bit to check if the signal has been modified.

Start bit

- ⑤ When there is no data transmission the UART transmission line is held at high voltage to transition acts as the start bit. When the receiving UART detects the high to low voltage transition it begins reading the data frame at the frequency of the baud rate.

Data frame

The data bits are usually 5 to 8 in number if no parity bit is used; It can be 9 bit long. In general case the Lsb of the data is transmitted first.

Parity bit:

The parity bit is used to indicate the change in data during transmission. The reasons for the change in data is mismatched baud rates, electromagnetic at long distance data transfer etc.

stop bit.

- (7) To mark the end of the data packet the sending UART drives the data transmission line from a low voltage to a high voltage for a minimum of two bit duration.

- (8) Explain the difference b/w -

(a) Serial v/s parallel

(b) Analog vs Digital

(c) Synchronous vs Asynchronous

Serial

- (i) Data is sent bit after bit in a given single line.

- (ii) Data congestion takes place

- (iii) Transmission speed is slow.

- (iv) Software implementation

- (v) No crosstalk issues

- (vi) Bandwidth is greater.

Parallel

- (i) Data is transmitted simultaneously through a group of lines.

- (ii) No data congestion

- (iii) Transmission speed is high.

- (iv) Hardware implementation

- (v) Crosstalk creates interference b/w parallel lines.

- (vi) Lower bandwidth.

Analog

- ① Transmitted modulated signal is analog in nature.

- ② Message is represented by amplitude, frequency or phase variations.

- ③ Noise immunity is poor for FMSPM.

- ④ Coding techniques are not possible.

- ⑤ FDM is used for multiplex.

Ex:- AM, FM, PM, PAM, Ex:- PCM, DPCM, ADM, DPCM.

Digital

- ① Transmitted signal is digital i.e. train of digital pulses.

- ② Amplitude, width, position is transmitted pulse is in the form of code words.

- ③ Excellent noise immunity.

- ④ Coding techniques can be used to detect & correct the error.

- ⑤ TDM is used for multiplexing.

SynchronousAsynchronous

① Communication is in real time.

② Creates interrupts while communicating.

③ Faster communication.

④ No overheads w.r.t start & stop bits.

⑤ Uses constant interval of time.

Ex:- video conferencing, chat rooms

① Not in real time.

② No interrupts will be present.

③ Slower communication.

④ Uses start & stop bits.

⑤ Uses irregular amount of time. / non constant amount of time.

Ex:- sending emails