Report: ASIC Implementation Flow & Comparative Synthesis Analysis

Harshith Paritala

August 31, 2025

Abstract

This report documents the complete RTL-to-GDSII flow for a 4-bit synchronous counter using the open-source OpenLane ASIC toolchain and the SKY130 PDK. It further provides a detailed comparative analysis between the results of synthesizing the same RTL design for an FPGA target (using Xilinx Vivado) and for an ASIC target.

1 Task: From Concept to Silicon

Objective was to transform a behavioral Verilog description into a GDSII file. This process involves synthesis, floor planning, placement, clock tree synthesis, routing.

1.1 The Design: counter.v

The core design is a simple yet fundamental digital block.

```
// A simple 4-bit synchronous counter
module counter (
   input wire clk,
   input wire rst_n,
   output reg [3:0] count
);

// Behavioral description of a counter
always @(posedge clk or negedge rst_n) begin
   if (!rst_n)
        count <= 4'b0;
else
   count <= count + 1;
end
endmodule</pre>
```

Listing 1: The Design: my_counter.v

1.2 The Configuration: config.json

The OpenLane flow is guided by a configuration file.

```
1 { "PDK": "sky130A",
2 "DESIGN_NAME": "counter",
3 "VERILOG_FILES": "dir::src/counter.v",
4 "CLOCK_PORT": "clk",
5 "CLOCK_PERIOD": 10,
6 "FP_CORE_UTIL": 20,
7 "FP_ASPECT_RATIO": 1,
8 "DIE_AREA": "0 0 200 200"
```

Listing 2: The Configuration: config.json

2 The ASIC Implementation Flow with OpenLane

The flow was executed interactively within the OpenLane Docker environment to observe and control each stage.

2.1 Environment Setup

- Command: make mount
- Purpose: Launches the Docker container with all necessary EDA tools.
- Command: ./flow.tcl -interactive
- Purpose: Starts the interactive OpenLane shell.

2.2 Step-by-Step Execution

- 1. Preparation: prep -design my_counter
- 2. Synthesis: run_synthesis
- 3. Floorplanning: run_floorplan
- 4. Placement: run_placement
- 5. Clock Tree Synthesis (CTS): run_cts
- 6. Routing: run_routing
- 7. Signoff and Verification:
 - DRC (Design Rule Check): run_magic
 - LVS (Layout vs. Schematic): run_lvs

2.3 Final Output

The result of this entire process is the counter.gds file. This is a binary file containing a geometric description of every single polygon and layer that needs to be patterned onto the silicon wafer.




Figure 1: OpenLane GDSII Layout viewed in KLayout.

3 Timing Analysis Fundamentals

Before comparing results, it is crucial to understand key timing parameters verified by Static Timing Analysis (STA).

- Clock Period: The time between active clock edges (10 ns for 100 MHz).
- Setup Time (T_{setup}) : The time data must be stable before the clock edge.
- Hold Time (T_{hold}): The time data must be stable after the clock edge.
- Slack: The difference between required and actual signal arrival time.
 - **Positive Slack:** Signal is early. Design meets timing.
 - Negative Slack: Signal is late. Timing violation.
- Critical Path: The longest combinational path between flip-flops.
- WNS (Worst Negative Slack): The worst setup slack. Key metric for performance.
- WHS (Worst Hold Slack): The worst hold slack. Key metric for correctness.

4 Comparative Synthesis Analysis: Vivado (FPGA) vs. Open-Lane (ASIC)

The same RTL was synthesized with a 10 ns clock period constraint using two different toolchains.

4.1 Vivado Synthesis Results (FPGA Flow)

Target: Xilinx Artix-7 FPGA (xc7a35tcpg236-1)

- Resource Utilization:
 - Slice LUTs: 3 (j0.01%)
 - Slice Registers: 4 (i0.01%)
 - Bonded IOBs: 6
- Timing Analysis:
 - WNS: +8.303 nsWHS: +0.142 ns




Figure 2: Vivado Post-Synthesis Schematic Diagram.




Figure 3: Vivado Timing Report excerpt showing WNS and WHS.




Figure 4: Vivado Utilization Report.

4.2 OpenLane Synthesis Results (ASIC Flow)

Target: SKY130A HD Standard Cell Library

• Area Analysis:

- Total Cell Area: $163.91 \ \mu \text{m}^2$

- Cell Count: 10 cells

• Timing Analysis (Pre-Layout):

WNS: +7.17 nsWHS: +0.32 ns

Figure 5: OpenSTA (OpenLane) Timing Report excerpt.

```
63. Printing statistics.

=== counter ===

Number of wires: 9
Number of wire bits: 12
Number of public wires: 3
Number of public wire bits: 6
Number of memories: 0
Number of memories: 0
Number of processes: 0
Number of processes: 10
Number of cells: 10
sky130_fd_sc_hd__a210i_2 1
sky130_fd_sc_hd__dfrtp_2 1
sky130_fd_sc_hd__dfrtp_2 4
sky130_fd_sc_hd__inv_2 1
sky130_fd_sc_hd__inv_2 1
sky130_fd_sc_hd__nor2_2 1
sky130_fd_sc_hd__nor2_2 2
Chip area for module '\counter': 163.907200
```

Figure 6: OpenLane Synthesis Area Report.

4.3 Key Comparative Insights

Aspect	Xilinx Vivado (FPGA)	OpenLane (ASIC)
Target	Pre-fabricated Artix-7 FPGA	Custom SKY130 Silicon Chip
Cost Metric	Utilization (%) of fixed re-	Physical Area (μm^2) of sil-
	sources	icon
Logic Imple-	Generic Look-Up Tables	Fine-grained standard
mentation	(LUTs)	cells (XOR, AND, NOR
		gates)
Performance	+8.303 ns	+7.17 ns
(WNS)		
Design Focus	Efficient mapping to available	Optimizing for Power, Per-
	resources.	formance, Area (PPA).

Table 1: FPGA vs. ASIC Synthesis Comparison

5 Inference from Results

Both the FPGA and ASIC synthesis flows successfully implemented the counter design and met the 100 MHz timing target with significant positive slack. The FPGA implementation showed slightly better timing performance (+8.303 ns WNS) using generic LUT-based architecture, while the ASIC implementation achieved efficient area usage (163.91 μ m²) through optimized standard cell selection. The results demonstrate that while both approaches are valid, the choice between FPGA and ASIC depends on the specific design priorities of performance versus area optimization.