

[Harshith Pothuri]

[Lotus Landmark 5A 101] | [Vijayawada, AP, India,520010] | [+916281723819] |
[pothuri.harshith15@gmail.com]

Objective

I am motivated student with a background in electronics and communication engineering who seeks real-world experience as an electronics engineer. Strong interpersonal and task prioritization skills. An enthusiastic VLSI engineer with an ardent desire to contribute to team success through challenging work, attention to detail, and excellent organizational skills. A clear understanding of tasks and training in VLSI. I am motivated to learn, grow, and excel in Synopsys

Education

- Bachelor of science-Sep2020-current
- Vellore Institute of Technology | VIT-AP University, G-30, Inavolu, Beside AP Secret
- Electronics And Communication Engineering Spl VLSI
- First year Cgpa 8.30
- Class 12 – June 2018 to March 2020
- Sri Chaitanya junior college patamata Vijayawada
- Cgpa 8.32
- Class 10 (CBSE)-2017 to 2018
- Sri Chaitanya junior Olympiad school Vijayawada
- 80 percentage

Experience

participated in the IIT h analog base hackathon and my design got selected in good category

Communication

English, Telugu, Hindi

Leadership

I work with a team in my college redesign competition conducted by the CSI club and our team got 1st place among 120 teams

References

Our redesign completion

https://docs.google.com/presentation/d/1l1aLfL5WWFwXXbTfTgafCpzw6qJA_djA/edit?usp=sharing&ouid=114344962632508110695&rtpof=true&sd=true

IIT h final report

[https://github.com/harshithpothuri/CMOS-Schmitt-Trigger/blob/b3f598a19ec9e53a4d6b9082b0129cdd2df79a55/Design%20and%20Simulation%20of%20CMOS%20Schmitt%20Trigger_final%20\(1\).pdf](https://github.com/harshithpothuri/CMOS-Schmitt-Trigger/blob/b3f598a19ec9e53a4d6b9082b0129cdd2df79a55/Design%20and%20Simulation%20of%20CMOS%20Schmitt%20Trigger_final%20(1).pdf)

IIT h certificate

<https://www.linkedin.com/feed/update/urn:li:activity:6909006145072058368/>