Lab 4: UVM Introduction

Sri Sai Harshith Yellanki
Shamit Savant

Part 3 – DUT Extension with Checksum Functionality

Objective

In this final part of the lab, our goal was to add new functionality to the packet filter design. Specifically, we had to compute an 8-bit checksum across the entire packet and append it at the end of the outgoing data stream. We then had to verify this feature using the updated testbench and confirm that our changes were correct through both simulation and synthesis.

What We Did

This part had two main tasks: modifying the DUT to compute and send the checksum, and updating the testbench to validate it. Below is a breakdown of the key files we worked on and what we changed in each one.

Filter.sv – DUT:

- We updated the filter module to calculate a running 8-bit checksum using XOR for each byte of data, starting from the packet header and including the payload.
- We ensured that for packets with an odd number of valid bytes, the checksum was sent as part of the final beat alongside the last data byte.
- For even-length packets, we delayed the final tlast signal and inserted an additional beat that contained only the checksum.
- We added logic to properly handle the AXI stream signaling, ensuring that tvalid and tlast were asserted in the correct cycles.

Filter_env.svh – Environment:

- We ensured that is_packet_level was set correctly so that transactions were processed at the packet level, which is necessary for checksum validation.

Filter_tb.sv – Top-Level Testbench:

- This helped ensure the checksum computation worked correctly under various flow control conditions.

Makefile:

- We reverted the UVM test name to filter_packet_test to run the final test for checksum validation.
- This allowed us to execute the correct test directly via make sim or make gui.

Simulation and Results

After making the changes, we ran the simulation using GUI mode. The updated DUT behaved as expected:

- For every packet that matched a supported message type, the output included the original data plus a checksum byte.
- The test passed cleanly, and the scoreboard confirmed that all checksums were valid and that input and output packets matched in structure.
- We saw multiple “Test passed” messages in the simulation log, confirming that the design was working as intended.

Additionally, we confirmed that packets with odd and even lengths were handled correctly. In the waveform, the checksum appeared either as a second byte in the last beat (for odd-length packets) or as a separate beat (for even-length packets), as per the specification.

Synthesis in Vivado

We also synthesized the design in Vivado to check for logic issues or warnings. The design synthesized without errors, and we verified that there were no latch-related warnings or critical path issues. The added checksum logic was implemented cleanly using simple XOR gates and conditional control for data output. A screenshot of the synthesis summary is attached as part of the final report.

Screenshots

Our debug test simulation



Our debug test coverage



Given packet test coverage



Given packet test simulation



Our packet test simulation



Our packet test coverage



Synthesis


harshith (ece-lnx-01:12 (sr.yellanki)) - RealVNC Viewer
Applications Places project_1 - [/ecel/UFAD/sr.yellanki/lab4-gg/part3/project_1/project_1.xpr] - Vivado 2021.2
Tue 23:06
project_1 - [/ecel/UFAD/sr.yellanki/lab4-gg/part3/project_1/project_1.xpr] - Vivado 2021.2
File Edit Flow Tools Reports Window Layout View Help
Synthesis Out-of-date details
Default Layout
Flow Navigator
PROJECT MANAGER
Settings
Add Sources
Language Templates
IP Catalog
IP INTEGRATOR
Create Block Design
Open Block Design
Generate Block Design
SIMULATION
Run Simulation
RTL ANALYSIS
Open Elaborated Design
SYNTHESIS
Run Synthesis
Open Synthesized Design
IMPLEMENTATION
Run Implementation
Open Implemented Design
PROGRAM AND DEBUG
Generate Bitstream
Open Hardware Manager
PROJECT MANAGER - project_1
Sources
Design Sources (1)
filter (filter.sv) (1)
input_fifo : fifo (fifo.sv)
Constraints
Simulation Sources (1)
sim_1 (1)
Utility Sources (1)
Hierarchy Libraries Compile Order
Source File Properties
filter.sv
Enabled
Location: /ecel/UFAD/sr.yellanki/lab4-gg/part3
Type: SystemVerilog
Library: xil_defaultlib
Size: 8.0 KB
Modified: Today at 23:02:55 PM
General Properties
Project Summary
filter.sv
Overview Dashboard
Settings Edit
Project name: project_1
Project location: /ecel/UFAD/sr.yellanki/lab4-gg/part3/project_1
Product family: Artix-7
Project part: xc7a12tcpg238-2L
Top module name: filter
Target language: Verilog
Simulator language: Mixed
Synthesis
Status: Complete
Messages: 5 warnings
Part: xc7a12tcpg238-2L
Strategy: Vivado Synthesis Defaults
Report Strategy: Vivado Synthesis Default Reports
Incremental synthesis: Automatically selected checkpoint
Implementation
Status: Not started
Messages: No errors or warnings
Part: xc7a12tcpg238-2L
Strategy: Vivado Implementation Defaults
Report Strategy: Vivado Implementation Default Reports
Incremental implementation: None
DRC Violations
Run Implementation to see DRC results
Timing
Run Implementation to see timing results
Utilization Post-Synthesis | Post-implementation
Power
Tcl Console Messages Log Reports Design Runs
Warning (7) Info (29) Status (13) Show All
Vivado Commands (2 warnings)
General Messages (2 warnings)
[Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead. (1 more like this)
Synthesis (5 warnings)
[Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
[Synth 8-6014] Unused sequential element byte_count_reg was removed. [filter.sv:103] (2 more like this)
[Synth 8-7080] Parallel synthesis criteria is not met
sr.yellank@ece-lnx-01:~/lab4-gg/par...
project_1 - [/ecel/UFAD/sr.yellanki/l...