

Lab 4: UVM Introduction

Sri Sai Harshith Yellanki
Shamit Savant

Part 3 – DUT Extension with Checksum Functionality

Objective

In this final part of the lab, our goal was to add new functionality to the packet filter design. Specifically, we had to compute an 8-bit checksum across the entire packet and append it at the end of the outgoing data stream. We then had to verify this feature using the updated testbench and confirm that our changes were correct through both simulation and synthesis.

What We Did

This part had two main tasks: modifying the DUT to compute and send the checksum, and updating the testbench to validate it. Below is a breakdown of the key files we worked on and what we changed in each one.

Filter.sv – DUT:

- We updated the filter module to calculate a running 8-bit checksum using XOR for each byte of data, starting from the packet header and including the payload.
- We ensured that for packets with an odd number of valid bytes, the checksum was sent as part of the final beat alongside the last data byte.
- For even-length packets, we delayed the final tlast signal and inserted an additional beat that contained only the checksum.
- We added logic to properly handle the AXI stream signaling, ensuring that tvalid and tlast were asserted in the correct cycles.

Filter_env.svh – Environment:

- We ensured that is_packet_level was set correctly so that transactions were processed at the packet level, which is necessary for checksum validation.

Filter_tb.sv – Top-Level Testbench:

- This helped ensure the checksum computation worked correctly under various flow control conditions.

Makefile:

- We reverted the UVM test name to filter_packet_test to run the final test for checksum validation.
- This allowed us to execute the correct test directly via make sim or make gui.

Simulation and Results

After making the changes, we ran the simulation using GUI mode. The updated DUT behaved as expected:

- For every packet that matched a supported message type, the output included the original data plus a checksum byte.
- The test passed cleanly, and the scoreboard confirmed that all checksums were valid and that input and output packets matched in structure.
- We saw multiple “Test passed” messages in the simulation log, confirming that the design was working as intended.

```
sr.yellanki@ece-lnx-01:~/lab4-gg/part3
File Edit View Search Terminal Help
t] -----
# === Coverage Summary ===
#
# Input Packet Coverage: 43.75%
#   Type Coverage: 6.25%
#   Length Bin Coverage: 25.00%
#   Length Even/Odd Coverage: 100.00%
# Input Interface Coverage: 100.00%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 100.00%
# Output Interface Coverage: 66.67%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 0.00%
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 1006
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
# ** Report counts by id
```


Given packet test coverage

```


sr.yellanki@ece-lnx-01:~/lab4-gg/part3
File Edit View Search Terminal Help
] -----
# UVM_INFO filter_base_test.svh(48) @ 52015 ns: uvm_test_top [filter_packet_test
] --- TEST PASSED ---
# UVM_INFO filter_base_test.svh(49) @ 52015 ns: uvm_test_top [filter_packet_test
] -----
# === Coverage Summary ===
#
# Input Packet Coverage: 20.83%
#   Type Coverage: 6.25%
#   Length Bin Coverage: 6.25%
#   Length Even/Odd Coverage: 50.00%
# Input Interface Coverage: 100.00%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 100.00%
# Output Interface Coverage: 66.67%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 0.00%
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM INFO : 898

```

Given packet test simulation



Our packet test simulation



Our packet test coverage

```
sr.yellanki@ece-lnx-01:~/lab4-gg/part3
File Edit View Search Terminal Help
# UVM_INFO verillog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5213275 ns: r
eporter [TEST DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO filter_base_test.svh(47) @ 5213275 ns: uvm_test_top [filter_packet_te
st] -----
# UVM_INFO filter_base_test.svh(48) @ 5213275 ns: uvm_test_top [filter_packet_te
st] --- TEST PASSED ---
# UVM_INFO filter_base_test.svh(49) @ 5213275 ns: uvm_test_top [filter_packet_te
st] -----
# === Coverage Summary ===
#
# Input Packet Coverage: 50.00%
#   Type Coverage: 25.00%
#   Length Bin Coverage: 25.00%
#   Length Even/Odd Coverage: 100.00%
# Input Interface Coverage: 100.00%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 100.00%
# Output Interface Coverage: 66.67%
#   Valid Coverage: 100.00%
#   Ready Coverage: 100.00%
#   Backpressure Coverage: 0.00%
#
# --- UVM Report Summary ---
```

Synthesis

The screenshot displays the Vivado 2021.2 IDE interface for a project named "project_1". The main window is divided into several panels:

- Project Manager:** Shows the project structure with "Sources" and "Hierarchy" views. The "Sources" view lists design sources (filter.v), constraints (sm_1), and utility sources.
- Source File Properties:** Displays properties for the selected source file "filter.v", including location, type (SystemVerilog), library, size (8.0 KB), and modification date.
- Project Summary:** Provides an overview of the project settings and synthesis status. The "Settings" tab shows project name, location, product family (Artix-7), project part, top module name, target language (Verilog), and simulator language (ModelSim).
- Synthesis Status:** The "Synthesis" section indicates that the synthesis is "Complete" with 5 warnings. The "Implementation" section shows that the implementation is "Not started".
- Messages:** The bottom panel displays a list of messages, including warnings and errors. The first warning states: "Vivado 12-7122) Auto Incremental Compile: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead. (1 more like this)".

The status bar at the bottom indicates the current project is "project_1 - [reelUFAD/.../lab4-gg-part3/project_1.xpr] - Vivado 2021.2".