

Lab 4: UVM Introduction

Sri Sai Harshith Yellanki
Shamit Savant

Part 2 – Adding a Debug Test and Sequence

Objective

In Part 2 of the lab, we extended the UVM testbench with a new deterministic test and sequence to support easier **waveform-based debugging**. Unlike Part 1, which emphasized constrained-random coverage, this part prioritizes visibility and predictability in packet contents and structure. Our goal was to generate clearly traceable packets in the simulation waveform for manual inspection.

What We Did

We made a few targeted additions to our UVM testbench to support debugging:

- In the `filter_sequence.svh` file, we added a new sequence called `filter_debug_sequence`. Instead of random packet lengths, we set the length equal to the loop index. For example, the first packet had 0 bytes, the second had 1, the third had 2, and so on.
- We also filled all payload bytes with the fixed value `0x55` to make them easy to spot in the waveform.
- We used a variable message type which alternated between `0x0`, `0x5`, `0xA`, `0x3`. (Simulation Screenshot 1)
- We then fixed the message type to `0x0` so that every packet would pass through the DUT. (Simulation Screenshot 2)
- We created a new test in `filter_debug_test.svh`. This test starts the `filter_debug_sequence` and connects it to the environment. It raises and drops objections properly to ensure the simulation runs to completion.
- In the `filter_tb_pkg.sv` file, we added the new `filter_debug_test.svh` include so our new test would be compiled with the rest of the testbench.
In the `Makefile`, we changed the default test from `filter_packet_test` to `filter_debug_test`. This ensured that when we ran the simulation using the `make` command, our debug test would be executed.

What the Debug Test Does


The test is designed to make each packet visually distinct and easy to follow in the waveform:

- The packet length increases by 1 in every iteration, which makes it easy to track in the waveform.

- This structure made it very easy to look at the waveform and understand exactly what was happening at each step. We could spot headers, track how the length was affecting the output, and clearly see any unexpected behavior.

We ran the simulation using the GUI mode and looked at the waveform. Everything behaved exactly as expected:

- This confirmed that the DUT was handling the debug packets correctly, and the testbench was functioning as intended.



```
sr.yellanki@ece-lnx-02:~/lab4-gg/part2

File Edit View Search Terminal Tabs Help

sr.yellanki@ece-lnx-02:~/lab4-gg/pa...  sr.yellanki@ece-lnx-02:~/lab4-gg/ex...  sr.yellanki@ece-lnx-02:~/lab4-gg/ex...  sr.yellanki@ece-lnx-02:~/lab4-gg/ex...

# Debug packet: type=0, length=998
# UVM INFO filter scoreboard.svh(84) @ 5001435 ns: uvm_test_top.env.scoreboard [SCOREBOARD] Test passed.
# Debug packet: type=0, length=999
# UVM INFO filter scoreboard.svh(84) @ 5011525 ns: uvm_test_top.env.scoreboard [SCOREBOARD] Test passed.
# UVM INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 5017195 ns: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract'
phase
# UVM INFO filter base_test.svh(47) @ 5017195 ns: uvm_test_top [filter_debug_test] -----
# UVM INFO filter base_test.svh(48) @ 5017195 ns: uvm_test_top [filter_debug_test] ---      TEST PASSED      ---
# UVM INFO filter base_test.svh(49) @ 5017195 ns: uvm_test_top [filter_debug_test] -----
# === Coverage Summary ===
#
# Input Packet Coverage: 43.75%
# Type Coverage: 6.25%
# Length Bin Coverage: 25.00%
# Length Even/Odd Coverage: 100.00%
# Input Interface Coverage: 100.00%
# Valid Coverage: 100.00%
# Ready Coverage: 100.00%
# Backpressure Coverage: 100.00%
# Output Interface Coverage: 100.00%
# Valid Coverage: 100.00%
# Ready Coverage: 100.00%
# Backpressure Coverage: 100.00%
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM INFO : 1006
# UVM WARNING : 0
# UVM ERROR : 0
# UVM FATAL : 0
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [SCOREBOARD] 999
# [TEST_DONE] 1
# [filter_debug_test] 3
```