COL215L: Digital Logic & System Design

Lecture 18: Sequential Circuits (Cont.)



M. Balakrishnan CSE@IITD


September 17, 2021

Vireshwar Kumar CSE@IITD


Sequential Circuits (Revision)


- Level Sensitive
 - SR Latch
 - Gated SR Latch
 - Gated D Flip-Flop
- Edge-Triggered
 - Master-Slave D Flip-Flop
 - Clock
 - Clock'


Edge-Triggered D Flip-Flop



JK Flip-Flop







Parallel-Access Shift Register

- Serial-Serial
- Parallel-Parallel
- Serial-Parallel
- Parallel-Serial

