COL215L: Digital Logic & System Design

Lecture 22: Finite State Machines (Cont.)



M. Balakrishnan CSE@IITD

October 1, 2021


Vireshwar Kumar CSE@IITD

Handling Suspicious Cases in Minor


- There is a direct correlation between those who are suspicious and those who used only one device
 - Penalty TBD
- Suspicious cases
 - Viva related to all topics discussed before Minor
 - Disproportionate performance in the Viva and the Minor Exam
 - Penalty TBD


State Minimization

- State A equivalent to State B
 - Every possible input sequence the same output sequence




Minimization Procedure - Example






• P4 = (AD)(B)(CEG)(F)

• P5 = (AD)(B)(CEG)(F)



	Present	Next state		Output
state		w = 0	w = 1	Z
	A	→ B	С	1 4
	B	D	F	1
	C-	F	E	0
	D	В	G	1 -]
	E ~	F	C	0 / 1
	F -	E	D	0
	G 🕹	F	G	0







Minimized State

Present	Next	Output	
state	w = 0	w = 1	Z
(A)	В	С	1
В	D	F	1
C	F	E	0
D	В	G	1
\cap E	F	C	0
F /	E	D	0
G	F	G	0



Present	Next	Output	
state	w = 0	w = 1	Z
Γ A	В	С	1
В	A	F	1
⟨ C	F	C	0
F	С	Α	0



Incompletely Specified FSM

- z=0 P1 = (ABCDEFG)
 - P2 = (ABDG)(CEF)
 - P3 = (AB)(D)(G)(CE)(F)
 - P4 = (A)(B)(D)(G)(CE)(F)
 - P5 = (A)(B)(D)(G)(CE)(F)
- P1 = (ABCDEFG)
 - P2 = (AD)(BCEFG)
 - P3 = (AD)(B)(CEFG)
 - P4 = (AD)(B)(CEG)(F)
 - P5 = (AD)(B)(CEG)(F)

Present	Next state		Output z			
state	w = 0	w = 1	w = 0	w = 1		
A	В	С	0	0		250
B	D		0		5	
C	F	E	0	1) -
D	В	G	0	0		<i>/</i> *
Е	F	C	0	1		
F	Е	D	0	1		
G	F	_	0	_		

