

COL216

Computer Architecture

ARM Assembly Programming
continued

13th Jan, 2022

Question about ARM instructions

- Range of constants in various instructions?
- Accessing bits/bytes in a register?
- Other instructions between cmp and branch?
- Working with stack?
- Machine language (encoding of assembly language)?

Instruction format

- An instruction has many parts
- These are called fields
- Arrangement of fields is called instruction format

Format for DP instructions

$Rd \leq Rn + \text{operand2}$

cond	F	I	opc	S	Rn	Rd	operand2
4	2	1	4	1	4	4	12

add r1, r2, r3

		0	opc	Rn	Rd		Rm
						8	4

add r1, r2, #3

	1	opc	Rn	Rd		Imm
					4	8

Format for DP instructions

$Rd \leq Rn + \text{operand2}$

	F	I	opc	Rn	Rd	operand2
4	2	1	4	1	4	12

add r1, r2, r3

	F	0	opc	Rn	Rd	shift	Rm
						8	4

add r1, r2, #3

	F	1	opc	Rn	Rd	rot	Imm
						4	8

F = 00 for DP instructions

Shift operations on registers

Shift type:


- LSL logical shift left
- LSR logical shift right
- ASR arithmetic shift right
- ROR rotate right

Shift amount


- 5 bit unsigned constant # 0 .. # 31
- 4 bit register number r0 .. r15

Operand2 : Register with shift

Rm, LSL #4



Rm, LSL Rs



Shift type:

- 00 LSL
- 01 LSR
- 10 ASR
- 11 ROR

logical shift left

logical shift right


arithmetic shift right

rotate right

1 for multiply and
other instructions


Shift types: Logical Shift Left

■ LSL # 3




Shift types: Logical Shift Right

■ LSR # 3




Shift types: Arithmetic Shift Right

■ ASR # 3



Shift types: Rotate Right

■ ROR # 3



Rotate operation on constant

rot	Imm
4	8

- rot is a 4 bit unsigned constant (0 to 15), specifying how much to rotate
- Imm is a 8 bit constant (0 to 255) which is zero extended to 32 bits and rotated right by $2 \times \text{rot}$ bits (that is, by 0 to 30 bits)

e.g., $\text{operand2} = \#400 \Rightarrow \text{Imm} = 100, \text{rot} = 15$

$\text{operand2} = \#800 \Rightarrow \text{Imm} = 50, \text{rot} = ?$

Format for “mul”

mul r1, r2, r3

$r1 \leq r2 * r3$

	F	I	opc	Rn	Rd	Rs	1001	Rm
--	---	---	-----	----	----	----	------	----

	00	0	0000	0000	0001	0011	1001	0010
--	----	---	------	------	------	------	------	------

	0	0	0	0	1	3	9	2
4	2	1	4	1	4	4	4	4

Multiply accumulate

mla r1, r2, r3, r4

$$r1 \leq r2 * r3 + r4$$

	F	I	opc	Rn	Rd	Rs	1001	Rm
--	---	---	-----	----	----	----	------	----

	00	0	0001	0100	0001	0011	1001	0010
--	----	---	------	------	------	------	------	------

	0	0	1		4	1	3	9	2
4	2	1	4	1	4	4	4	4	4

Multiplying by a constant

mul r1, r2, # 10



mov r3, # 10

mul r1, r2, r3

Multiplying by a power of 2

mul r1, r2, # 16



mov r1, r2, LSL # 4

LSL = Logical Shift Left

Format for DT instructions

$Rd \leq \text{Memory } [Rn + \text{offset}]$

	F	opc	Rn	Rd	offset
4	2	6	4	4	12

$F = 01$

12 bit offset field in DT instructions

- 12 bit unsigned constant

or

- 4 bit register number, 8 bit shift specification
(same as constant shift spec of DP instructions)

Example of DT instruction

ldr r4, [r5, #32]

	F	opc	Rn	Rd	operand2
--	---	-----	----	----	----------

	01	011001	0101	0100	000000100000
--	----	--------	------	------	--------------

	1	25	5	4	32
4	2	6	4	4	12

Indexing an array

mul r4, r5, #4

add r2, r4, r2

ldr r6, [r2, #0]



add r2, r2, r5, LSL #2

ldr r6, [r2]



ldr r6, [r2, r5, LSL #2]

Instruction similar to ldr

- str (opcode = 24)

rd is the source, not destination

memory address is the destination, not source

Opcode field in DT instructions

- 6 opcode bits specify I, P, U, B, W, L
 - I (immediate): constant or register with shift
 - P (pre/post) pre or post indexing
 - U (up/down) whether to add or subtract offset
 - B (byte) byte or word transfer
 - W (write back) whether to write back address into base register (Rn) or not
 - L (load/store) load from memory or store into memory

DT instruction examples

ldr r4, [r5, - r6]

str r4, [r5, r6, LSL # 2]


ldrb r4, [r5, # 32] !

strb r4, [r5, # -32]

ldr r4, [r5], r6

str r4, [r5], r6, LSL # 2

Using auto-increment/decrement



get/pop: post increment
put/push: pre decrement

pre increment
post decrement

Thank you