
Enable signals are given by control so they are

(i) Can be achieved by using the counter output an storing it in another negister.



State machine will be same, since data part is the some modified. Also, new signal Q(t) is completely internal.

Data Data Control

Enable-n

Enable-n

X(t)

(iii) Sum of 256 16 bit numbers compot exceed

216 x 256 = 224.

hence a 32 bit Register & 32 bit adder

will suffice.

X(t)

gt

mod

255

counter

TEnable_n


Enable_m

Enable_m

Enable_m

Enable_m

Tenable_m



Ag output will a ignore first 8 bits in the 32 bit Register. So Avg output is taken as bits from 8 to 23 (inclusive

__/__/___ (iv) Rounding means it output is...00110.1 then in our answer, we add 1, i.e. 00111, otherwise ang is the So we can add the 7th bit of the output to bits 8 to 23. 10000000[1m] 1000000 rest all will be same.