

COL215L: Digital Logic & System Design

Lecture 18: Sequential Circuits (Cont.)



M. Balakrishnan
CSE@IITD



September 17, 2021

Vireshwar Kumar
CSE@IITD

Sequential Circuits (Revision)

- Level Sensitive
 - SR Latch
 - Gated SR Latch
 - Gated D Flip-Flop
- Edge-Triggered
 - Master-Slave D Flip-Flop ✓
 - Clock
 - Clock' ✓

Edge-Triggered D Flip-Flop




$$Q_b = \bar{Q}_a$$

T Flip-Flop

clock 0 → 1
 0 → 1
 1 → 0

0 → 1

Module




T	Q(t+1)
0	Q(t)
1	$\bar{Q}(t)$

$$Q(t+1) = T \cdot \bar{Q}(t) + \bar{T} \cdot Q(t)$$

$$Q(t) = 0 \quad - (1)$$

JK Flip-Flop



J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\bar{Q}(t)$


Handwritten notes in a red box: $J=0, K=0$ and $J=K=1$.

$$Q_{t+1} = J\bar{Q}_t + \bar{K}Q_t$$

Handwritten notes in a red box: $J=K=T$.

Register

- Shift Register



Parallel-Access Shift Register

- Serial-Serial
- Parallel-Parallel
- Serial-Parallel
- Parallel-Serial

