

# COL215L: Digital Logic & System Design

## Lecture 21: Finite State Machines (Cont.)




M. Balakrishnan  
CSE@IITD


September 29, 2021

Vireshwar Kumar  
CSE@IITD

# Circuit, State Table and State Diagram




Present State	Next state		Output	
	$x = 0$	$x = 1$	$x = 0$	$x = 1$
$AB$	$AB$	$AB$	$y$	$y$
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0



# Finite State Machine


- Circuits that can be represented with finite number of states
  - Output – Present State with/without Input
- Output
  - Present State - Moore type
  - Present State & Inputs – Mealy type



# Design Steps

1. Specification
2. State Diagram
3. State Table
4. State Assignment (Minimize States)
5. Select Flip-Flop and Implement Circuit


Inputs & output → condition



# Step-1: Specification


Example

- one input, w
- one output, z
- Recognize the pattern 11
  - If  $w_{i-1} = 1$  and  $w_i = 1$ ,  $z_{i+1} = 1$
  - Otherwise,  $z_i = 0$



Mealy  
Moore

# Step-2: State Diagram



$w \Rightarrow 000000$

Reset

11

00

0


!!

$w_{i+1} = 1$   
 $w_i = 1$

$z_{i+1} = 1$

Moore { Output  $\rightarrow$  present state }

# Step-3: State Table



Present state	Next state		Output $z$
	$w = 0$	$w = 1$	
A	A	B	0
B	A	C	0
C	A	C	1

# Step-4: State Assignment

omit total encoding

↓


001 000  
010 001  
100 010

C  
A  
B

(d)

Ar-1  
Ar-2

Present state	Next state		Output z
	w = 0	w = 1	
$Y_2 Y_1$	$Y_2 Y_1$	$Y_2 Y_1$	
A → 00	00	01	0
B → 01	00	10	0
C → 10	00	10	1
11	dd	dd	d





# Step-5: Circuits

Flip

$$y_2 = w(y_1 + y_2)$$

$$y_1 = w y_2 y_1$$

$$z = y_2$$

$y_2 y_1 w$

	Present state	Next state		Output
		$w = 0$	$w = 1$	
	$y_2 y_1$	$Y_2 Y_1$	$Y_2 Y_1$	
A	00	00	01	0
B	01	00	10	0
C	10	00	10	1
	11	dd	dd	d

$y_2 y_1$

$w$

	00	01	11	10
0	0	0	d	0
1	1	0	d	0

$y_2 y_1$

$w$

	00	01	11	10
0	0	0	d	0
1	0	1	d	1

$y_2 y_1$

$y_2$

	0	1
0	0	0
1	1	d

# Step-5: Circuits (Cont.)

