COL216 Assignment-2 Part 1

by Harshit Mawandia 2020CS10348

Report:

I have made 8 files.

- 1. ALU.vhd
- 2. register.vhd
- 3. dataMem.vhd
- 4. programMemory.vhd
- 5. testBenchALU.vhd
- 6. testDM.vhd
- 7. testPM.vhd 8. testregister.vhd

1. ALU.vhd:

This is our ALU file that takes in 2 inputs what are 32 bit vectors and 1 input carry-bit. It also takes an OP code that is a 4 bit vector. It produces the necessary output as required by the selection in the form of a 32 bit output vector and a carry-out bit

```
# Info: **********************************
# Info: Device Utilization for 7A100TCSG324
# Info: ********************************
                                    Used Avail Utilization
 Info: Resource
 Info: -----
# Info: IOs
                                    102
                                           210
                                                   48.57%
# Info: Global Buffers
                                           32
                                                    0.00%
                                     0
# Info: LUTs
                                     166
                                           63400
                                                    0.26%
# Info: CLB Slices
                                           15850
                                                    0.26%
                                     41
# Info: Dffs or Latches
                                            126800
                                                    0.00%
 Info: Block RAMs
                                                    0.00%
                                            135
# Info: DSP48E1s
                                     0
                                            240
                                                    0.00%
# Info: -----
# Info: ******************************
# Info: Library: work Cell: ALU View: Behavioral
# Info: ****************************
# Info:
       Number of ports :
                                             102
       Number of nets :
Number of instances :
 Info:
                                             405
                                             304
 Info:
       Number of references to this view:
# Info:
                                               0
# Info: Total accumulated area:
                                             166
# Info:
       Number of LUTs :
# Info:
       Number of Primitive LUTs :
                                             167
       Number of LUTs with LUTNM/HLUTNM:
# Info:
                                               2
 Info:
       Number of MUX CARRYS :
                                              64
       Number of accumulated instances :
                                             401
# Info:
# Info: ***************
```



Figure 1: TestBench execution for ALU.vhd

2. register.vhd:

Register File contains an array of 16 std_logic_vectors of 32-bits each. Its inputs include two read addresses, one write address, one data input, one write enable and a clock. There are two data outputs on which contents of the array elements selected by read addresses are continuously available. If write enable is active, at clock edge the input data gets written in the array element selected by write address.

#	Info:	***************			
#	Info:	Device Utilization for 7A100TCSG324			
#	<pre>Info:</pre>	***************			
#	<pre>Info:</pre>	Resource	Used	Avail	Utilization
#	<pre>Info:</pre>				
#	<pre>Info:</pre>	IOS	110	210	52.38%
#	<pre>Info:</pre>	Global Buffers	1	32	3.12%
#	<pre>Info:</pre>	LUTS	48	63400	0.08%
	-	CLB Slices	12		0.08%
	-	Dffs or Latches	0		0.00%
	-	Block RAMs	0	135	0.00%
	_	Distributed RAMs			
	_	RAM32M	10		
		RAM64M	2		
		DSP48E1s	0	240	0.00%
#	Info:				

#	Into:	Library: work Cell: REG View: BEV			

		Number of ports :		110	
	-	Number of nets :		220	
		Number of instances :		111	
		Number of references to this vie	w :	0	
	_	Total accumulated area:		4.0	
	-	Number of LUTs:		48	
	_	Number of Primitive LUTs:		48	
	Info:	Number of LUTs as Distributed		48	
#	<pre>Info:</pre>	Number of accumulated instances	:	123	



Figure 2: TestBench execution for register.vhd

3. dataMem.vhd:

It contains an array of 64 std_logic_vectors of 32-bits. It has one read port and one write port, write is clocked whereas read is unclocked.

```
# Info: ***********************************
# Info: Device Utilization for 7A100TCSG324
# Info: ********************************
                                  Used Avail Utilization
# Info: Resource
# Info: -----
# Info: IOs
                                  81 210
                                              38.57%
# Info: Global Buffers
                                  1
                                        32
                                                3.12%
                                        63400
# Info: LUTs
                                  900
                                                 1.42%
# Info: CLB Slices
                                  256
                                        15850
# Info: Dffs or Latches
                                  2048
                                         126800
                                                 1.62%
# Info: Block RAMs
                                  0
                                         135
                                                 0.00%
# Info: DSP48E1s
                                        240
                                                0.00%
# Info: ------
# Info: *******************************
# Info: Library: work Cell: DATA_MEMORY View: BEV
# Info: ******************************
# Info: Number of ports:
# Info: Number of nets:
                                          162
 Info: Number of instances :
Info: Number of references to this view :
#
                                           82
                                            0
# Info: Total accumulated area:
# Info: Number of Dffs or Latches:
                                         2048
# Info: Number of LUTs:
                                          900
# Info: Number of Primitive LUTs :
                                          900
# Info: Number of MUXF7 :
                                          64
# Info: Number of MUXF8 :
# Info: Number of accumulated instances :
                                           32
                                         3126
# Info: ****************
```



Figure 3: TestBench execution for programMemory.vhd

4. programMemory.vhd:

It contains an array of 64 std_logic_vectors of 32-bits. It has only 1 read port.

```
Info: Device Utilization for 7A100TCSG324
Info: Resource
                        Used Avail Utilization
Info: -----
                            210
Info: IOs
                        38
                                  18.10%
Info: Global Buffers
                        0
                            32
                                  0.00%
 Info: LUTs
                            63400
                                  0.00%
Info: CLB Slices
                            15850
                                  0.00%
                        0
Info: Dffs or Latches
                                  0.00%
                        0
                            126800
# Info: Block RAMS
                            135
                                  0.00%
# Info: DSP48E1s
                            240
# Info: ------
# Info: ******************
 Info: Number of ports :
                              38
# Info:
    Number of nets:
                              33
# Info: Number of instances:
                              33
# Info: Number of references to this view :
                               0
# Info: Total accumulated area: unknown
```

Results:



Figure 4: TestBench execution for dataMem.vhd

Test Bench files:

We have 4 test bench files, one for each entity, ALU, register, program Memory, DataMemory. Each give some input signals according to the entity and recieve output signals appropriately.