







Q2) $y = ((a \cdot b') + (a' \cdot c'))' \cdot ((b' \cdot c) + (a \cdot c))$



CMOS AND




CMOS OR



2) Now using the ~~prev~~ given representation for the
a) circuits

$$y = ((a \cdot b') + (a' \cdot c'))' \cdot ((b' \cdot c) + (a \cdot c))$$



$$y = ((a \cdot b') + (a' \cdot c'))' \cdot ((b' \cdot c) + (a \cdot c))$$

$$= (a' + b + a + c) \cdot (c \cdot (a + b'))$$

$$= (1 + b + c) \cdot (c \cdot (a + b'))$$

$$= c \cdot (a + b')$$



$$Q3) f(a, b, c, d) = \sum m(0, 1, 3, 9) + \sum d(2, 11, 15)$$

cd \ ab	00	01	11	10
00	1	1	1	X
01	0	0	0	0
11	0	0	X	0
10	0	1	X	0

$$= a'b' + b'd$$

$$= b' \cdot (a' + d)$$


Harshit Mewander


2020CS10848

(4)

Q4) ~~a, b, c, d~~


a) $(a' + b' + c' + d' + e)' \cdot (a' + b + d)' \cdot (a' + b + c' + e)$

b) Let ~~a, b, c, d~~ NOT gate be 




Q4)

c) $(a + b)' + (a + c)' + (a + d)'$



Q6

c_i	x_i	c_{i+1}	y
00	0	01	0
00	1	00	0
01	0	10	0
01	1	00	0
10	0	10	0
10	1	11	0
11	0	01	1
11	1	00	0




Harshit Mawande

2020CS10348

7


Q 7)





②

Q8) a)



M	N	$Q(t+1)$
0	0	$Q(t)'$
0	1	1
1	0	0
1	1	$Q(t)$



Q2) $y = ((a \cdot b') + (a' \cdot c'))' \cdot ((b' \cdot c) + (a \cdot c))$



CMOS AND



CMOS OR

