
Lecture 27: Introduction to VHDL

M. Balakrishnan

Dept of Computer Science & Engg.

I.I.T. Delhi

Domains of Description: Gajski's Y-Chart



VHDL Development

- US DoD initiated in 80's
- Very High Speed ASIC Description
 Language
- Initial objective was modeling only and thus only a simulator was envisaged
- Subsequently tools for VHDL synthesis were developed

HDL Requirements

- Abstraction
- Modularity
- Hierarchy
- Concurrency

Concurrency in Hardware

Abstraction


VHDL supports description of components as well as systems at various levels of abstraction

- Gate and component delays
- Clock cycles
- Abstract behavior without any notion of delays

Modularity


- Every component in VHDL is referred to as an entity and has a clear interface
- The interface is called an entity declaration
- The "internals" of the component are referred to as the architecture declaration
- There can be multiple architectures at even different levels of abstraction associated with the same entity

VHDL Example




VHDL Description: AND gate

```
entity AND2 is
 port (a, b: in bit;
       c : out bit);
 end AND2;
architecture beh of AND2 is
begin
  c \le a and b; after 1 ns;
            Concurrent assignment
end beh;
Section 5: Introduction to VHDL
```



Section 5: Introduction to VHDL

Concurrency in VHDL Descriptions




Concurrent and Sequential Computations

- Processes are concurrent
- Sequential activity within each process


Nesting of statements:

- Concurrent statements in a concurrent statement
- Sequential statements in a concurrent statement
 - Sequential statements in a sequential statement

Hierarchy in VHDL



Section 5: Introduction to VHDL



Section 5: Introduction to VHDL

Lecture 28: Modeling Styles in VHDL

M. Balakrishnan
Dept. of Comp. Sci. & Engg.
I.I.T. Delhi

Modeling Styles

- Semantic model of VHDL
- Structural description
- Data Flow description
- Algorithmic description
- RTL description

Modeling Choices in VHDL

- Behavioral and Structural Domains
 - Several Levels of Abstraction
- Multiple Styles of Behavioral Description:
 - Data Flow Style (concurrent)
 - Procedural Style (sequential)
- Combinations, variations and special cases of these, e.g.,
 - special case of data flow style FSM described using guarded blocks
 - special case of procedural style FSM described using case statement in a process

Structural Description

- Carries same information as a NET LIST
- Net List = (Component instances) + (Nets)
- Structural Description in VHDL = (Signals) + (Component instances + Port maps)
- Many sophisticated features in VHDL to make it more versatile:
 - * Variety of signal types
 - * Generic components
 - * Generate statements for creating arrays of component instances
 - * Flexibility in binding components to design entities and architectures

Behavioral Description

- Procedural
 (textual order => execution order)
- Sequential statements
- Control constructs alter normal sequential flow

Called Behavioral description in VHDL

- Non-procedural

 (textual order NOT => execution order)
- Concurrent statements
- Data flow (or rather data dependency restricts concurrency)


Called Data flow description in VHDL

Concurrent Statements in VHDL

- process statement
- concurrent procedure call
- concurrent signal assign.
- component instantiation
- generate statement
- block statement
- concurrent assertion stmt

- -- behavior
- -- behavior
- -- data flow
- -- structure
- -- structure
- -- nesting
- -- error check

Example: 1-bit Full Adder



Section 5: Introduction to VHDL

Example: 1-bit Full Adder (contd.)

Architecture Equations of FullAdder is

begin

-- Concurrent Assignment


Sum = X xor Y xor Cin after 10 ns;

Cout <= (X and Y) or (X and Cin) or (Y

and Cin) after 15 ns;

end Equations;

(Julie, Line)



Section 5: Introduction to VHDL

Example: 4-bit Adder

entity Adder4 is

port (A, B: in bit_vector(3 downto 0);

Ci: **in** bit; -- Inputs

S: out bit_vector(3 downto 0);

Co: **out** bit); -- Outputs

end Adder4;

Section 5: Introduction to VHDL

ADDELL

Example: 4-bit Adder (contd.)

Architecture Structure of Adder4 is

Component Full Adder

port (X, Y, Cin: in bit; Cout, Sum: out bit);

signal C: bit_vector (3 downto 1);

begin -- Instantiations

FA0: FullAdder port map (A(0), B(0), Ci, C(1), S(0));

FA1: FullAdder port map (A(1), B(1), C(1), C(2), S(1));

FA2: FullAdder port map (A(2), B(2), C(2), C(3), S(2));

FA3: FullAdder port map (A(3), B(3), C(3), Co, S(3));

end Structure;

Section 5: Introduction to VHDL

Mossin

ACOTST

2));

She chiral

25

Example: 4-bit Comparator

```
entity nibble_comparator is
 port (a, b: in bit_vector (3 downto 0);
     /gt,eq,lt: in bit;
     (a_gt_b, a_eq_b, a_lt_b : out bit);
 end nibble_comparator;
```

Section 5: Introduction to VHDL

Structural Description (contd.)

```
architecture iterative of nibble_comparator is
 component compl
  port (a, b, gt,eq,lt: in bit; a_gt_b, a_eq_b, a_lt_b: out bit);
 end component;
 for all: compl use entity work, bit_comparator(gate_level)
 signal im: bit_vector (0 to 8);
begin
 c0:comp1 port map(a(0),b(0), gt, eq, lt, im(0), im(1), im(2));
 c1toc2: for i in 1 to 2 generate
  c:comp1 port map(a(i),b(i),im(i*3-3),im(i*3-2),im(i*3-1), im(i*3+0),im(i*3+1),im(i*3+2));
 end generate;
c3: comp1 port map(a(3),b(3),im(6),im(7),im(8),
                        a_gt_b, a_eq_b, a_lt_b);
end nibble_comparator;
Section 5: Introduction to VHDL
```

Example: 1-bit Comparator (data flow)

```
entity comp1 is
   port (a, b, gt,eq,lt : in bit; a_gt_b, a_eq_b, a_lt_b : out bit);
 end comp1;
architecture dataflow of comp1 is
signal s: bit;
begin
   s \neq = (a \text{ and } b) \text{ or } (\text{not a and not b});
   a_gt_b \le (gt \text{ and } s) \text{ or } (a \text{ and not } b);
   a_{t_b} = (It and s) or (not a and b);
   a_eq_b \le eq and s,
end dataflow;
Section 5: Introduction to VHDL
```

References

Digital Systems Design Using VHDL
 Charles H. Roth, Jr., PWS Publishing Co.
 Chapter 2 (pp. 44 to 84)

The Designer's Guide to VHDL
 Peter J. Ashenden, Morgon Kaufmann

Worksheet


$$92 = 3, + 6, (ab+ab)$$
 $62 = 6, (ab+ab)$
 $12 = 1, + 6, ab$

Lecture 29: Behavioral Description in VHDL

M. Balakrishnan
Dept. of Comp. Sci. & Engg.
I.I.T. Delhi

Modeling Styles

- Semantic model of VHDL
- Structural description
- Data Flow description
- Algorithmic description
- RTL description




Concurrent Statements in VHDL

- process statement
- concurrent procedure call
- concurrent signal assign.
- component instantiation
 - generate statement
 - block statement
 - concurrent assertion stmt

- -- behavior ✓
- -- behavior
- -- data flow
- -- structure
- -- structure
- -- nesting
- -- error check

Example: D Flip-Flop





sensiblish Example: DFF (contd.)

Architecture Beh of DFF is

begin process (CLK

begin if (CLK = '1')then

 $Q \le D$ after 10 ns;

QN <= **not** D **after** 10 ns;

endif;

endprocess;

end Beh;

Timing Diagram

Data Flow & Process Statement

Concurrent Conditional Assignment: 4 to 1 Multiplexer

$$y \le x0$$
 when $sel = 0$
else $x1$ when $sel = 1$
else $x2$ when $sel = 2$
else $x3$ when $sel = 3$

CASE Statement: 4 to 1 Multiplexer

Case sel is

end case

Note allowed only within a Process statement

Variables And Signals multi-

Architecture var of dummy is trigger, sum: integer := 0; signal begin process **variable** var1: integer:= 1; variable var3, var2: integer:= 2; **begin**/ wait on trigger; (20x3 3 var3 := var1 + var2;var1 := var3;sum <= var1; end process; end var;

Variables and Signals

Architecture sig of dummy is signal trigger, sum: **integer** := 0; sig1: integer:= 1; signal sig3, sig2: integer:= 2; signal begin process **begin wait on** trigger; $sig3 \le sig1 + sig2;$ sig1 <= sig3 + b52 / 85 $sum \le sig1;$ process; end sig;

Section 5: Introduction to VHDL

Inertial and Transport Delays


y1 <= **transport** x **after** 5 ns; -- transport delay

y2 <= x after 5 ns; -- inertial delay


y3 <= reject 2 ns x after 5 ns; -- mix of inertial and transport delay but rejection of pulse less than 2 ns


Inertial & Transport Delays (contd)

Inertial delay can reject narrow input pulses/ spikes whereas transport delay would preserve them in the output



Section 5: Introduction to VHDL





Worksheet

Synthetize

Testbeach

Section 5: Introduction to VHDL