


# Lecture 23

## Multiple State Machine Implementation & Clock Period

M. Balakrishnan  
Dept. of Comp. Sci. & Engg.  
I.I.T. Delhi

# Steps in State Machine Synthesis using Counters



- Encode the states
- Choose a counter with appropriate control inputs to implement the state register
- Use the counter functionality table to arrive at the spec. of the combinational logic
- Synthesize the combinational logic



# Applications of Sequential Machines

- Pattern matching
  - Overlapped or non-overlapped
  - Blocked or non-blocked
- Sequential decoding
- Controllers
- Memory based circuits

0, 1, ..., 15



# Interacting State Machines :

## Example


- Search for a pattern  $P = '1101'$  within blocks of 256 bits. The pattern should not cross block boundaries.
- Design two state machines M1 and M2
  - M1 is a modulo 256 counter
  - M2 is the pattern recognizer
- The 256th transition of M1 should initialize M2

Blocked  
overlapping


## Example (Contd.)

mod 256

8-bit counter




m1





1101

## Example (Contd.)




# Example (Contd.)



# Design Summary: Example

- M1 : 8-bit free running counter
- M2 : Counter with synchronous clear which dominates





$$O = f(\text{PI}, PS)$$



$$O = f(PS)$$

more

# Register & Latch Waveforms

$$NS = g(PS, PI)$$

$$NS = g(PS, PI)$$



# Multiple State Machines: Another Example

*email*


@

*8-bit*

- In a bit stream, count the number of “@” (ASCII Code) characters in blocks of 256 8-bit characters
- Three state machines: M1, M2 and M3
  - ✓ – M1: Pattern recognizer for “@” character
  - ✓ – M2: 8-bit counter for counting 256 characters
  - ✓ – M3: 8-bit Counter for counting no. of “@”



# Clock Period



# Clock Period Computation

$t_o$ : Critical path delay (x,PS) to y

$t_{ns}$ : Critical path delay (x,PS) to NS

$t_d$ : SR delay

$t_{su}$ : Setup time of the SR

$t_h$ : Hold time of the SR

$$t_{clk} \geq \max \{ t_d + t_o, t_d + t_{ns} + t_{su} \}$$