COL215L: Digital Logic & System Design

Lecture 17: Sequential Circuits (Cont.)




M. Balakrishnan CSE@IITD

September 15, 2021


Vireshwar Kumar CSE@IITD

Gated SR Latch



• Set (Q = 1) and reset (Q = 0)







COL215: Digital Logic & System Design (Semester I, 2021-2022)


Gated SR Latch with NAND

- Exercise
 - Write the characteristic table




Gated D Latch






Timing Diagram of Gated D Latch



Master-Slave D Flip-Flop



edge-touger