
### Lecture 32: Programmable Logic

M. Balakrishnan

### Logic Implementation Options

To implement a n-variable function (with k minterms)

- n to 2<sup>n</sup> decoder + k input OR gate
- 2<sup>n</sup>:1 multiplexer
- $2^{(n-1)}$ : 1 multiplexer + 1 inverter
- $2^n \times 1$  ROM
- $n \times p \times 1$  PLA with  $p \le k$
- FPGA




### ROM (Read Only Memory)

 $2^{n} \times m$  ROM (n address and m outputs)

Programmable Logic and FPGAs


# ROM Design Example



# Implementing Logic Using ROMs

• Direct implementation of the function

 Extremely flexible as reprogramming can implement a completely different function




PLA (Programmable Logic yo = 95+60 m Arrays) PLA Specification: n × k (N inputs, K product terms and M outputs) OR Pla Pla ne ne


Programmable Logic and FPGAs

### Implementing Logic Using PLAs

- Direct implementation of SoPs
- Implement product terms in the AND plane
- Implement sum in the OR plane

### Implementing Logic Using PLAs





### Programmable Devices

- Prefabricated Silicon
- Logic implemented by programming the basic cells and the interconnect
- Very fast turnaround time
- Limited design flexibility
- Low development time and cost



## Why FPGA?

ASIC

Custom logic implemented as ASICs have the following merits and demerits

#### **Pros:**

- a. Reduced system complexity.
- **b**. Improved performance.


#### Cons:


- a. Very expensive to develop.
- **b.** Delay introduction of product to market (time to market) because of increased design time.


### Why FPGA (contd.)?

Need to worry about two kinds of costs:

**a**. Cost of development, sometimes called non-recurring engineering (NRE)









XILINX


### FPGA Blocks



A Simple FPGA Logic Block




### A Simple FPGA Logic Block




MECTEV


# Simple Circuit



### LUT Configuration bits



### Interconnections




### Programmable Interconnects

#### Connection box

Connects input/output of logic block to interconnect channels.

#### Switch box


- Enables the connection of two interconnect lines.
- Transmission gate (or a pass transistor) is used for each connection.




### Methods of Interconnection


#### **Direct Interconnect**

Geogradetsirpose Leshie Pitereonnect through direct interconnectsignals -With Duth Edin Pertical & dhough sylicies boxes → very fast -Global long lines for clocks and resets




### Programmable Interconnects






### Specifications


•To add two 64-bit binary numbers with an additional carry in and generate a 64-bit output and 1-bit carry out.






### Specs (VHDL) to FPGA

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity add_g is
generic (x : natural := 63);
port (a : in std_logic_vector (x downto 0);
b: in std_logic_vector (x downto 0);
cin : in std_logic;
sum : out std_logic_vector (x downto 0);
cout : out std_logic);
end entity add_g;
architecture behavior of add_g is
begin -- behavior
adder: process(a,b,cin)
variable carry: std_logic;
variable isum : std_logic_vector(x downto
  0);
  begin
  carry := cin;
   for i in 0 to x loop
     isum(i) := a(i) xor b(i) xor carry;
     carry := (a(i) and b(i)) or (a(i) and
     carry) or (b(i) and carry);
    end loop:
    sum <= isum;
    cout <= carry;
end process adder:
end architecture behavior;
```



### Design Entry




### Synthesizing the Design

- •Synthesis: Optimization process of adapting a logic design to the logic resources available on the chip, like lookup tables, Long line, and dedicated carry.
- •It means analyzing the whole design, and selecting which logic resources available in the FPGA will be used to perform the task.
- Gate level netlist is the output file.

### Synthesis - Example


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity add_g is
generic (x : natural := 63);
port (a : in std_logic_vector (x downto 0);
b: in std_logic_vector (x downto 0);
cin : in std_logic;
sum : out std_logic_vector (x downto 0);
cout : out std_logic);
end entity add_g;
architecture behavior of add_g is
begin -- behavior
adder: process(a,b,cin)
variable carry: std logic;
variable isum : std logic vector(x downto
  0);
  begin
  carry := cin;
   for i in 0 to x loop
     isum(i) := a(i) xor b(i) xor carry;
     carry := (a(i) and b(i)) or (a(i) and
     carry) or (b(i) and carry);
   end loop:
    sum <= isum;
    cout <= carry;
end process adder:
end architecture behavior;
```



### Mapping the Design

- •Mapping: Process of assigning portions of the logic design to the physical chip resources (CLBs).
- Function similar to synthesizing.
- •Synthesis is not necessarily specific to a particular FPGA, but mapping usually is.


### Mapping the Design (contd.)



### Placing the Design

- •Placing: In FPGAs, the process of assigning specific parts of the design to specific locations (CLBs) on the chip.
- •Usually done automatically.
- •Once the design has been converted into the logic resources of the FPGA, we find a location for these within the FPGA. (Generally a 2-dimensional grid structure)


### Placing the Design (contd.)




### Routing the Design

- •Routing: The process of creating the desired interconnection of logic cells to make them perform the desired function.
- Routing follows after placement.
- •Once logic resources have been assigned a location within the FPGA, we need to interconnect the logic resources using internal buses inside the FPGA.

#### Routing the Design (contd.)



#### Routing the Design (contd.)




# UCF.

#### **Assigning Pins**

When implementing an entity in FPGA, the input and output ports are mapped to pins of the FPGA

```
entity add_g is
generic (x : natural := 63);

port (a : in std_logic_vector (x downto
0);
b : in std_logic_vector (x downto 0);
cin : in std_logic;
sum : out std_logic_vector (x downto 0);
cout : out std_logic_);
end entity add_g;
```



Programmable Logic and FPGAs


#### Assigning Pins (cont.)

- A file called a UCF (User Constraint File) is used to define which pin will be connected to a particular input or output.
- Within Xilinx Project manager, the "assign package pin" function can be used to easily define input and output pin location.



```
entity add_g is
generic (x : natural := 63);

port (a : in std_logic_vector (x downto 0);
b : in std_logic_vector (x downto 0);
cin : in std_logic;
sum : out std_logic_vector (x downto 0);
cout : out std_logic);
end entity add_g;
```




## Convert Design into Bit-stream

• Always done using automated tools.


• The placed and routed design is converted into a bit-stream that is downloaded into the FPGA to configure it.

Slw Jouls


## Design to Bit-stream (contd.)




## Design Summary




## Synthesis Report




#### Synthesis Report – Device Utilization Summary



#### Synthesis Report – Timing Report






#### Lecture 34: FPGA Architecture


M. Balakrishnan

#### Generic 2D FPGA




#### FPGA Architecture


• An FPGA is an array of programmable logic elements that can be connected to inputs or outputs.





#### SRAM Based FPGA - XILINX




## Xilinx 4000\_CLB Configurable









#### Implementing Combinational Logic



## 5 input Function




Single Port RAM




Programmable Logic and FPGAs

56


**Function Decomposition** 






Courtesy of David B. Parlour, ISSCC 2004 Tutorial, "The Reality and Promise of Reconfigurable Computing in Digital Signal Processing"

# Modern FPGA Fabric






#### FPGA Performance Issues


• Flexible logic – unused logic and additional delays

• Interconnects through switches – additional delays




Source: xilinx.com


## Adder Implementation




#### Carry Chain Implementation




#### Other Features






#### **Double Data Rate registers**



Digital Clock Manager



**Embedded Multiplier** 

Jechnys indpendant

# Lecture 35: FPGA Technology Mapping

M. Balakrishnan

FMMS

Programmable Logic and FPGAs

da I Pomodules

#### **Definition**

Technology mapping is also referred to as *library binding*.

Given a Boolean network and a characterized cell library, generate a mapping of the network components onto cell library components with the objective of cost optimization or delay optimization.



# Input & Library

- Input: Boolean network Technology independent optimized network; typically a multi-level network
- Library:
  - Characterization in terms of area, delay and power
  - Enumerated or implicit library cells

000

## Typical Library


A typical simple library cell:-

- a single output combinational logic function
- cost in terms of area
- delay in terms of propagation delays for each input/output pair and as a function of load and/or fanout. Sometimes only the worst case values are stored.
- power in terms of average current

## Network Covering


Network covering implies replacement of the sub-networks of the original network with cell library instances. Covering entails recognizing the equivalence of library cell to the identified sub-network and selecting adequate number of them to cover the whole network.

#### Example 1




Cell library consists of two and three input gates

#### Example: First Mapping




Cell library consists of two and three input gates

## Example: Second Mapping




Cell library consists of two and three input gates


#### Example 2




#### Example: First Mapping



#### Example: Second Mapping



#### Example



#### Cell library consists of

Component Area Delay

AND2 3 2 OR2 3 2 OA21 5 3

(m1 + m4 + m5)(m2 + m4)(m3 + m5)(m2' + m1)(m3' + m1) = 1


#### FPGA Structures & Mapping

#### LUT Based FPGAs


In LUT based FPGAs (example XILINX FPGAs) the building blocks are LUTs and Flip-Flops. A n-input LUT can implement all functions of n-variables.


The FPGA itself is composed of CLB's with each CLB containing multiple LUT's and flip-flops which makes the technology mapping problem more complex.

#### **XC3000 CLB**



#### **XC4000 CLB**






### Cost Optimal Mapping

The problem of k-input LUT maps can be mapped to the problem of bin packing. We have to minimize the number of bins each with a capacity of k.

Assume the starting point is a gate-level netlist with each gate containing less than equal to k inputs.


Each gate can be packed into one bin.


#### Example: Simple Mapping




## Sum of Products: Bin Packing

- Select the product term with the most number of variables and fit it into any table where it fits and if it doesn't fit anywhere add a new table
- The table with the fewest number of unused inputs is declared as final
- Associate this output with the first table that can accept it







#### **Example: Overlapping Inputs**



#### Example: Decomposition



#### Example: 3 input LUT




# FPGA Technology Mapping: Issues


#### LUT Mapping


Starting from a technology independent optimized circuit, produce a minimal LUT cover for the circuit. The complexities are due to the following reasons.

- Fanout nodes
- Reconvergence
- Node decomposition and packing


#### Area vs. Delay









#### Fanout: Replication



#### Fanout: Replication




#### Fanout: Reconvergence





#### Fanout: Reconvergence



#### **CLB Mapping**

Though direct mapping of technology independent circuit onto CLBs would involve function decomposition.

Alternatively, one can start from a circuit mapped onto LUTs and then pack them onto CLBs.

