

COL215L: Digital Logic & System Design

Lecture 17: Sequential Circuits (Cont.)




M. Balakrishnan
CSE@IITD

September 15, 2021

Vireshwar Kumar
CSE@IITD

Gated SR Latch



- Set (Q = 1) and reset (Q = 0)

0 - - - - 1 - - -
1 - - - - 0 - - -

↓

Clk	S	R	Q(t+1)
0	x	x	Q(t) (no change)
1	0	0	Q(t) (no change)
1	0	1	0
1	1	0	1
1	1	1	x


\bar{Q}
complement

$$Q^1 = \frac{(clk \cdot R) + \bar{Q}^0}{(clk \cdot R) + Q^0}$$


$$\Rightarrow \bar{Q}^1 = \frac{(clk \cdot R) + \bar{Q}^0}{(clk \cdot R) + Q^0}$$

Gated SR Latch with NAND

- Exercise
 - Write the characteristic table




Gated D Latch




Clk	D	$Q(t+1)$
0	x	$Q(t)$
1	0	0
1	1	1

Timing Diagram of Gated D Latch



Master-Slave D Flip-Flop



edge-trigger

