

COL215L: Digital Logic & System Design

Lecture 20: Finite State Machines




M. Balakrishnan
CSE@IITD

September 28, 2021

Vireshwar Kumar
CSE@IITD

Asynchronous Counter

- Up-Counter with T Flip-Flops



0 → 7
 Q_2, Q_1, Q_0


T	$Q(t+1)$
0	$Q(t)$
1	$\bar{Q}(t)$

000
 ↓
 111


Synchronous Counter

Clock cycle	Q_2	Q_1	Q_0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0


Q_1 changes
 Q_2 changes




Synchronous Counter (Cont.)




0 → 15



Sequential Circuits (Revisited)



Example



State Table and Diagram

Present State <i>AB</i>	Next state		Output	
	<i>x</i> = 0	<i>x</i> = 1	<i>x</i> = 0	<i>x</i> = 1
<i>AB</i>	<i>AB</i>	<i>AB</i>	<i>y</i>	<i>y</i>
00	00	01	0	0
01	11	01	0	0
10	10	00	0	1
11	10	11	0	0

Table

$$y = x \cdot A \cdot B'$$

