

4-Bit Wallace Multiplier

Submitted on 24/06/2021

authored by

Student name :- HARSH MISHRA (harsh@iiitmanipur.ac.in),

supervised by

Dr. Nagesh ch. (nagesh@iiitmanipur.ac.in)

Index Terms—

Abstract—The aim of this experiment is to study 4x4 Wallace tree multiplier. In high performance processing units computing systems, multiplication of two binary numbers is primitive and most frequently used arithmetic operation. Wallace tree multiplier is area efficient high speed multiplier. through this i am presenting design and verification of Wallace tree multiplier. Design is carried out in xilinx vivado using Verilog hardware descriptive language and board name zynq-7000.

I. INTRODUCTION

As we know today is the era of power consumption, delay time and also the most important factor is area. more the area greater is the cost. so the major challenges for the chip designers are the area and speed. multipliers plays major roles in various fields whether it is convolution, discrete fourier transform, fft, etc.

delays plays a major role in the building of a system. delays in circuit is directly related to delay in the multiplier and hence delay in ALU and then delay in microprocessor.

therefore the research is going on to counterpart this problem. so in order to reduce the delay here we have Wallace tree multiplier as one of the most efficient multiplier.

In recent years a lot of research is going on for the improvement of multiplication technique. Researchers are working on various multiplication techniques such as Vedic multiplication, Wallace tree multiplication technique and trying to propose a better algorithm. recently one of the malaysian university has introduced the vedic multiplication based microprocessor.

——FULL ADDER :—:

following is the truth table and logic diagram of full adder. where F is input low or '0'. and T is the output high or '1'.

——HALF ADDER :—:

Table 1. Full adder truth table

Input			Output	
A	B	C _{in}	Sum	C _{out}
F	F	F	F	F
F	T	F	T	F
T	F	F	T	F
T	T	F	F	T
F	F	T	T	F
F	T	T	F	T
T	F	T	F	T
T	T	T	T	T




Fig. 1. Logic diagram of full adder

Fig. 1. BASIC APPROACH

Table 2. Half adder truth table

Input		Output	
A	B	Sum	C _{out}
F	F	F	F
F	T	T	F
T	F	T	F
T	T	F	T




Fig. 2. Logic diagram of half adder

Fig. 2. BASIC APPROACH

following second one is the truth table and logic diagram of half adder. where F is input low or '0'. and T is the output high or '1'.

A. DESIGN AND IMPLEMENTATION OF WALLACE MULTIPLIER

Wallace tree multiplication algorithm is basically divided into three major steps-

1. Generation of partial products
2. Addition of partial products
3. Generation of final results from the partial products

The initial step is the formation of partial products by multiplying each bit from the multiplier to same bit position of multiplicand. Secondly, groups of three adjacent rows are collected. Each group of three rows is reduced by using half adders and full adders.

Half adders are used in each column where there are two bits whereas full adders are used in each column where




Fig. 3. BASIC APPROACH

there are three bits, any single bit in column is passed to next stage in the same column without any operation. This reduction procedure is repeated in each successive stage until only two rows remain. In the final stage, the remaining two rows are added. After completing all the three stages we get 8 bit of output as shown in figure.

—block diagram—




Fig. 4. BASIC APPROACH

B. VERILOG CODE AND TEST BENCH

```

module halfadder(sum, carry, a, b);
    input a, b;
    output sum, carry;
    xor(sum, a, b);
    and(carry, a, b);
endmodule

module fulladder(
    output S, Cout, input X1, X2, Cin
);
    reg[1:0] temp;
    always @(*)
    begin
        temp = 1'b0,X1 + 1'b0,X2+1'b0,Cin;
    end
    assign S = temp[0];
    assign Cout = temp[1];
endmodule

module wallace_multiplier(a, b, prod);
    //inputs and outputs
    input [3:0] a,b;
    output [7:0] prod;
    //internal variables.
    wire s0,s1,s2,s3,s4,s5,s6,s7,s8,s9,s10,s11,c0,c1,c2,c3,c4,c5,c
    6,c7,c8,c9,c10,c11;
    reg p[3:0][3:0];
    integer i,j;
    always@(a or b)
    begin
        for (i=0;i=3;i=i+1)
        for(j=0;j=3;j=j+1)
        p[j][i]=a[j] b[i];
    end

    //final product assignments
    assign prod[0] = p[0][0];
    assign prod[1] = s0;
    assign prod[2] = s4;
    assign prod[3] = s8;
    assign prod[4] = s9;
    assign prod[5] = s10;
    assign prod[6] = s11;
    assign prod[7] = c11;

    //first stage
    halfadderh1(s0, c0, p[0][1], p[1][0]);
    fulladderf1(s1, c1, p[0][2], p[1][1], p[2][0]);

```

```
fulladderf2(s2, c2, p[0][3], p[1][2], p[2][1]);
fulladderf3(s3, c3, p[1][3], p[2][2], 1'b0);
```

```
//second stage
```

```
fulladderf4(s4, c4, s1, c0, 1'b0);
fulladderf5(s5, c5, s2, c1, p[3][0]);
fulladderf6(s6, c6, s3, c2, p[3][1]);
fulladderf7(s7, c7, p[2][3], c3, p[3][2]);
```

```
//third stage
```

```
fulladderf8(s8, c8, s5, c4, 1'b0);
fulladderf9(s9, c9, s6, c8, c5);
fulladderf10(s10, c10, s7, c6, c9);
fulladderf11(s11, c11, p[3][3], c7, c10);
```

```
endmodule
```

```
——TEST BENCH——
```

```
module wallacemmultipliertb;
```

```
// Inputs
```

```
reg [3:0] a;
```

```
reg [3:0] b;
```

```
// Outputs
```

```
wire [7:0] prod;
```

```
integer i,j,error;
```

```
// Instantiate the Unit Under Test (UUT)
```

```
wallace uut (
```

```
.a(a),
```

```
.b(b),
```

```
.prod(prod)
```

```
);
```

```
initial begin
```

```
// Apply inputs for the whole range of A and B.
```

```
// 16*16 = 256 inputs.
```

```
error = 0;
```

```
for(i=0;i < 16;i = i+1)
```

```
for(j=0;j < 16;j = j+1)
```

```
begin
```

```
a <= i;
```

```
b <= j;
```

```
1;
```

```
if(prod != a*b) //if the result isnt correct
increment "error".
```

```
error = error + 1;
```

```
end
```

```
end
```

```
endmodule
```

II. RESULTS

Here i have taken input of decimal value 2 by entering 0010 and second value of b is also 2 which is again 0010 and hence the results comes 0100 that is 4.




Fig. 5. result




Fig. 6. synthesized circuit




Fig. 7. synthesized diagram

A. conclusion

after all performing the experiment and through some working prototype it was concluded that wallace multi-

plier is quite fast as compared to the array multiplier or simple multiplier. however it is easy to implement the wallace multiplier as compared other multiplier such as vedic multiplier.

B. acknowledgement

I Would like to express my special thanks of gratitude to my Guide Dr. nagesh ch. who gave me the golden opportunity to do this wonderful experiment on the topic wallace multiplier which also helped me in doing a lot of research and I come to know about so many new things. I really thankful to them.

III. REFERENCES

<https://core.ac.uk/download/pdf/234643291.pdf>
https://en.wikipedia.org/wiki/Wallace_tree
<https://ieeexplore.ieee.org/document/6508192>
<http://www.cse.psu.edu/~kxc104/class/cmpen411/14f/lec/C411L20Multiplier.pdf>
<https://www.ijert.org/design-low-power-multiplier-unit-using-wallace-tree-algorithm>