

10/10/19

UNIT 4





Date :

Page No.:

I/O ORGANISATION & ARITHMETIC

(1) ACCESSING I/O DEVICES



I/O Interface for an I/O device

- * I/O device examines the lower order bits of address bus to determine whether they should respond.

Q. What is Memory - Mapped I/O.

- * Nothing but memory and I/O device share same address space.

Ans: Memory-mapped I/O is an arrangement where memory and I/O device share the same address space.

e.g.:

Move DATAIN, R₀

Move R₀, DATAOUT

DATAIN → I/P Buffer of input device.

DATAOUT → O/P Buffer of output device.

Q. What is advantage of separate I/O address space over memory mapped I/O?

→ That I/O devices deal with fewer address lines.

PROGRAM CONTROLLED I/O


* Status Register for Keyboard

SIN = 1	→ When a character is entered through keyboard
SIN = 0	When the processor reads the character.


→ The Program Controlled I/O repeatedly reads the status register which leads to slow execution.

→ To overcome full interrupts all need in which the I/O device sends a special signal when it is ready for a data transfer.

INTERRUPTS



Example




* ISR (Interrupt Service Routine)

It is a program that is executed when interrupt occurs.

* Interrupt Latency

It is the delay b/w time when interrupt request is received and the start of execution of ISR.

* Interrupt Hardware



11019

Interrupt request line implementation using open.

$$\text{INTR} = \text{INTR}_1 + \text{INTR}_2 + \dots + \text{INTR}_n$$

- * All devices are connected to the interrupt request line through switches to the ground.

When device requests an interrupt, it closes its switch and voltage INTR becomes 0, and interrupt occurs.


Enabling and Disabling Interrupts

questions:

Option 1

(other than the present

interrupt instruction,
all other interrupt option 2



(Should explain theoretically also)

* In option 1, processor uses interrupt disable instruction as 1st instruction in the ISR.

* In option 2, the IE bit is set to 1 in the PS register to enable further interrupts.

IE = 1 → Processor enables interrupt.


IE = 0 → " disables . "

J. 3
quest


Handling Multiple Devices

- ① Polling
- ② Priority interrupt
- ③ Daisy chain (simultaneous requests)


① In polling scheme, the first device connected with a IRQ bit set is the device that should be serviced.



② In VI scheme, device requesting interrupt identifies itself to the processor.




J. 3 ③ Interrupt Nesting (Priority)



In multiple priority scheme, processor's priority level is changed according to the device priority that it is servicing.

In this scheme, request is accepted only if it has a higher priority level than that of which is currently assigned to the processor.

④ Daisy - chain




Level,

device that are electrically closest to the processor has the highest priority, the next device along the chain have the next priority.

* Devices can be organised into groups and each group is connected at a different priority level. Within a group devices will connect in daisy chain.
(It is the combination of ③ & ④)

INTERRUPTS

Controlling Device requests



14/10/19

Status registers

Date : _____
Page No. : _____

PIC001 K109

IRF8 (Interrupt request)

DEN - display enable.

KEN - keyboard enable.

DIRQ - display interrupt request.

KIRQ - keyboard " "

Example :- If $DEN = 1 \text{ and } DIRQ = 1$
then processor accept interrupt
request from display.
(or else no).

Q. What is the mechanism adopted so that devices don't generate interrupt requests?

Ans. Write all the cases with the diagram.

* Two mechanisms are used for controlling interrupt requests.

- ① Interrupt enable
- ② Interrupt request


* IF determines whether device is allowed to generate interrupt requests.

* IE bit determines whether interrupt is generated.

Exception

It refers to an event that causes an interrupt.

Differentiate b/w I/O interrupt and exception.



I/O interrupt

① Finishes execution of current process and then interruption is handled.

Exception

① Suspends execution of current instructions & exception is handled.

Error checking code in main memory allows error detection & the stored data.

② Debugging

Debugger helps programmer find error in the program.

trace breakpoints

↳ (Memory locations & register contents)

exception occurs after


In trace, execution of every instruction.

Breakpoints are used to interrupt the program at specific points selected by user.

* prevent the OS from being collapsed,
certain = called privilege but are executed
only when the processor is in
supervisor mode.

* OS coordinates all the activities in a
computer like communication If w
processes.

Interrupts in Operating System (OS)



process → program in execution.

Interaction between application programs & OS user multitasking

OSINIT

↓

OSSERVICES

↓

I0INIT

↓

KBDINIT

↓


SCHEDULER

↓ (cycles)

Program

↓

KB DATA



15/10/19

OSINIT → initializes OS services
OSSERVICES → calls appropriate I/O
operations.

I0INIT → initializes I/O devices.

KBDINIT → initializes keyboard.

SCHEDULER → selects processes.

KB DATA → Data transfer to / from
Keyboard


Direct Memory Access (DMA)

31 30 1 0

I0Q IE P/W Done

status and control

Use of DMA controller in computer (MAC)



* DMA is an approach used in which large blocks of data are transferred directly between the external device and the main memory without intervention by the processor.

* Sends starting address, number of words in block, direction of transfer (R/W).

* When $IF = 1$ DMA controller takes a interrupt after completing transfer of last block of data.

* Once user that the DMA process is completed.

* IE tells the processor that the transfer is completed.

* IRQ sends an interrupt request for the process asking for DMA to take place.


* "Cycle Stealing" is a process where the DMA controller steals the memory access from the processor as the request by DMA device is given high priority.

Bus arbitration

Centralized

Distributed

(1) Centralized arbitration




$BG \rightarrow$ Bus Grant.

$BR \rightarrow$ Bus Request.

$BSY \rightarrow$ Bus Busy.

BUS ARBITRATION

(2) Distributed arbitration



Device A \rightarrow 0 1 0 1

Device B \rightarrow 0 1 1 0

Device C \rightarrow 0 1 1 1

Device D \rightarrow 0 1 1 0

In the case both the

device will wait

logical OR \rightarrow 0 1 1 1

to have the bus

for operation.

logical OR of the BR bits will be done and whichever device is closer to the logical OR (smallest) will be given the bus for operation.

(2) Distributed arbitration \rightarrow It is the process carried out by the processor when it gives the bus control to any device which requests based on various priorities.

Each device on the bus is assigned a 6 bit identification number, when ever new device request the bus, the logical OR of their ident no is form


the device which is closer to the logical OR is assigned the bus control.

BUS.

Synchronous Bus. Asynchronous Bus.

- In Sun Bus, all devices transfer data using a common clock.

Synchronous Bus → True
bus single clock cycle transfer



- Q. Show the timing diagram for input transfer on a synchronous bus.

$$t_2 - t_0 = \text{time of one clock cycle}$$

$$= \text{it must be equal to}$$

$$\text{time of slowest device.}$$

(\because Time of one clock will be only one (fixed), so accommodate slowest device,

$$t_2 - t_0 \text{ must be equal to time of}$$

$$\text{slowest device}).$$

In slave write what is happening at time t₀, t₁, t₂, t_{AS}, t_{DS}, t_{AM}, t_{DM}.

NOTE :-

t₀ → Time at which I/O operation starts.
t₁ → Data operation starts.


t₂ → Data operation ends. (I/O transfer ends)
t_{AM} → Address and Command loaded by Master.

t_{AS} → " " " seen by Slave.

t_{DS} → Data seen by Master.

t_{DS} → " " loaded by Slave.


Multiple Cycle Transfers




- Q. In multiple cycle transfers, multiple pulses are produced by the clock for different devices to meet the timing needs of different devices.

NOTE :-

At any place, delay is due to the bus hierarchy.




- ① Master issues bus control signal to slave. During an input operation, (eg: read) master sends ready signal to slave. Slave ready signal is sent back to master.



②

- Master controls data transfer during output operation. (eg: write)



- ③ Master places address and command

into bus.

- $t_0 \rightarrow$ Master informs other devices that address will be onward & ready by enabling the master ready signal.

- ④ Slave sends ready signal to master.

- ⑤ Compare slave and master bus

- ① Slave is present
- ② Complexity due to slave
- ③ Not slow when compared to slave

to define

⑥

- ① Slave is used, so no slave complexity
- ② Faster
- ③ Slave bus is handshake between master & slave.

Note


- In real world, bidirectional bus with multiple cycle transfers is used.

```

graph LR
    A[Ports (I/O INTERFACE)] --> B[Parallel Port]
    A --> C[Serial]
  
```

- * The software consists of recently required to connect the I/O device to the computer bus.

* Port → It represents the data path with its associated controller to manage data b/w interface and I/O devices.



MR → master ready SR → slave ready

- * Parallel Port \rightarrow Eg: Keyboard, Printer devices which are close).
 - * Serial Port \rightarrow Eg: long wired devices (devices which are a bit far).

$SIN = 1$ (Data placed in DATAIN register by the keyboard).


$\text{SIN} = 0$ (Reconstructor read the data placed).

~~✓~~ **WORD VALID = 1** (Tells a particular button
is "pressed").

When a key is pressed on the keyboard, it switches closes and establishes a path for an electrical signal.

Debounce the circuit to eliminate the effect of bounces when a key is pressed.

21/10/19 PARALLEL PORT



Pointer to Processor Connection

$S_{out} = 1$, pointer is ready to accept new character.
 $S_{out} = 0$, the processor loads new character.

When a pointer is ready to accept a character, it asserts (enables) the idle signal.

DATADOUT : \rightarrow Holds the data to be perited by processor.

VALID: → Single enabled to indicate master (precursor) is ready.


IDLE = Single enabled to predicate slave
(pointer) is ready.

NOTE :-

Wise, address means the address of I/O devices.

- Q. In the diagram the predictor starts predicting the new character and negotiates the IDLE signal which causes the interface to deactivate the IDLE signal.

SERIAL PORT (For Dial-up modems, routers)
It is used to connect processor to I/O devices that requires transmission of data one bit at a time.



Shift Register → Converts serial to parallel and vice versa.

Q. The 9-bit interface circuit for a serial port can communicate in a bit serial fashion on device side and bit parallel fashion on the bus side.

Q. What happens if shift registers are eliminated?

If shift registers are eliminated the processor gets slowed down because of serial transmission.

PORT ALGORITHM

$$\begin{array}{r}
 \text{carry} \\
 \begin{array}{r}
 1+0 = 1 & 1+1 = 10 \\
 0+0 = 0 & 0+1 = 1
 \end{array} \\
 \hline
 \begin{array}{r}
 1+1 = 10 \\
 1+1 = 11 \\
 \hline
 11 + 1 = 100
 \end{array}
 \end{array}$$

is complement
sign bit
0010 + 1
0011.

31/10/19

BIT RECORDING

- step①. Take 2's complement of negative number.
- step②. Convert Multiplier using Bit recording table
- | | |
|-------|------|
| 0 0 0 | - 0 |
| 0 0 1 | - +1 |
| 0 1 0 | - +1 |
| 0 1 1 | - +2 |
| 1 0 0 | - -2 |
| 1 0 1 | - -1 |
| 1 1 0 | - -1 |
| 1 1 1 | - 0 |

- step③. Multiply multiplicand and Bit recorded multiplier.

- Note:- ① multiplicand $\times (+2) = \text{multiplicand} \times 10$
 ② multiplicand $\times (-1) = 2\text{'s complement of multiplicand}$.
 ③ multiplicand $\times (-2) = 2\text{'s complement of multiplicand} \times 10$.

3. Multiply $+13 \times -6$ using bit recording technique

- step① Convert -6 to 2's complement

$$\begin{array}{r} 110 \\ 13 \xrightarrow{\text{1's comp}} 001 \Rightarrow 001 \end{array}$$

$$\begin{array}{r} +1 \\ 1] 010 \quad (2\text{'s comp}) \\ \text{sign bit } 1 \end{array}$$

$$13 \rightarrow 0] 1101$$

↑
sign bit

→ ①

Note ① and ② equal

- ① Add one more sign bit

$$\begin{array}{r} 11] 010 \\ \text{→ } ① \end{array}$$

$$\text{② } 0] 1101$$

- step②. multiply

$$\begin{array}{r} 11] 010 [0 \\ \text{Add 1} \\ \text{to MSB} \\ \text{to solve} \end{array} \quad \begin{array}{r} (Add 0 \\ \text{to} \\ \text{LSB}) \end{array}$$

- step③ multiply

$$\begin{array}{r} 01101 \\ 0 -1 -2 \\ 01101 \times -2 \\ 11100110 \\ \text{ds of multiplicand} \times 10 \\ 10010 \rightarrow 1110110010 \quad \text{→ } ③ \\ +1 \\ 10011 (\text{2's comp}) \times 10 \\ 100110 \end{array}$$

TO verify

(In excess, tell tell
it enough)

$$13 \times -6 = -78$$

$$01101 \times -1$$

2's of multiplicand

$$10010 (\text{2's comp})$$

+1

$$10011 (\text{2's comp})$$

convert to

binary and
take 2's comp

Compare with ③

$$g. -11 \times 27$$

- step① Convert -11 to 2's

$$\begin{array}{r}
 -11 \\
 \times 1011 \\
 \hline
 0100 \text{ (1's)} \\
 +1 \\
 \hline
 0101 \text{ (2's)} \rightarrow ①
 \end{array}$$

sign bit
 now,
 ① = 11] 0101
 ② = 0] 11011

Step ② multiply

$$\begin{array}{r}
 011011[0 \\
 \hline
 +2 -1 -1
 \end{array}$$

Step ③ multiply

$$\begin{array}{r}
 110101 \\
 +2 -1 -1
 \end{array}$$

$$\begin{array}{r}
 000000010101 \\
 0000010101++ \\
 11010101++ \\
 110110101101
 \end{array}$$

$$-11 \times 2^7 \Rightarrow -297$$

$$\begin{array}{r}
 100101001 \\
 011010110 \text{ (1's)} \\
 +1 \\
 \hline
 011010111 \text{ (1's)}
 \end{array}$$

verified

Q. multiply 010111 \times 110110

Step ① already given

Step ② multiply

$$\begin{array}{r}
 110110[0 \\
 \hline
 -1 +2 -2
 \end{array}$$

Step ③ multiply

$$\begin{array}{r}
 010111 \\
 -1 +2 -2 \\
 101000 \text{ (1's)} \\
 +1 \\
 101001 \text{ (1's)} \times 10 \\
 1010010 \\
 010111 \times 10 \\
 0101110 \quad 1100011010
 \end{array}$$

* Restoring Division Method for Integer division of unsigned numbers.

Step ① let n = no of bits in dividend
 ' M ' & divisor ($n+1$ bits)
 $A \leftarrow 0$ (Accumulator with $n+1$ bits)
 $Q \leftarrow$ remainder (n bits)

Step ② Shift left A by one bit.

Step ③ perform $A = A - M$

Step ④ if $A[n] = 1$ (MSB) set $Q_n \leftarrow 1$ (LSB) and restore

A else set $Q_n \leftarrow 0$

Step ⑤ $n = n-1$, if $n > 0$ goto step ②

Finally A holds remainder
 Q holds quotient.

6/11/19

① Perform $12 \div 4$ using restoring division.

$\begin{array}{r} 12 \\ \downarrow \\ 1100 \end{array}$ (dividend) $\begin{array}{r} 4 \\ \downarrow \\ 100 \end{array}$ (divisor)

n	M	A	q	Action
4	00100	00000	1100	Initialisation
		00001	100?	$SL \rightarrow Aq$
			A = A - M	
			A = A + (-M)	
			q ₀ ← 0	
			Restore A	
3	00011	000?	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 0	
			Restore A	
2	0010	000?	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 1	
1	00100	001?	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 1	
0				In answer, A (remainder) = 00010 (2) q (quotient) = 0011 (3)

0

In answer, A (remainder) = 00000 (6)
q (quotient) = 0011 (3)

② Perform $11 \div 3$ using restoring division.

$\begin{array}{r} 11 \\ \downarrow \\ 1011 \end{array}$ (dividend) $\begin{array}{r} 3 \\ \downarrow \\ 011 \end{array}$ (divisor)

n	M	A	q	Action
4	00011	00000	1011	Initialisation
		00001	011?	$SL \rightarrow Aq$
			A = A - M	
			A = A + (-M)	
			q ₀ ← 0	
3	00001	0110	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 0	
2	00101	100?	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 1	
1	00010	1001	SL → Aq	
			A = A - M	
			A = A + (-M)	
			q ₀ ← 1	
0				In answer, A (remainder) = 00010 (2) q (quotient) = 0011 (3)

③ Perform $1000 \div 11$ using RD.

n	M	A	q	Action
4	00011	00000	1000	Initialise
	00001	000?	SL → Aq	
		A = A - M		
		A = A + (-M)		
		q ₀ ← 0		
		Restore A		

	3	00011	00001	0000
		00010	000?	SL A ₀
		11111	000?	$A = A + (-M)$
			0000	$Q_0 \leftarrow 0$
				Restore A
11101 00100 000001	2	00010	0000	
		00100	000?	SL A ₀
		100001	000?	$A = A + (-M)$
			0001	$Q_0 \leftarrow 1$
				Restore A
11101 00010 11111	1	00001	0001	
		00010	001?	SL $\rightarrow A_0$
		11111	001?	$A = A + (-M)$
			0010	$Q_0 \leftarrow 0$
				(Restore A)
	0	00010	0010	

∴ Answer, A (Remainder) = 00010 (2)
 Q (quotient) = 0010 (2)

H.W $16 \div 4, 13 \div 5, 14 \div 4$

New-Restoring Division For Unsigned numbers

Step ① Let $n \rightarrow$ Number of bits in Dividend
 $M \rightarrow n+1$ bits of Divisor
 $A \rightarrow n(n+1)$ bit (Accumulator)
 $Q \rightarrow$ Quotient (n bits)

Step ② Do the following 'n' times

i. If $A[n] = 0$ do shift left A_0
 (MSB) $A = A - M$

else
{ shift left A_0
 $A = A - M$
}
ii. If $A[n] = 0 \Rightarrow Q_0 \leftarrow 1$
else $Q_0 \leftarrow 0$
iii. If $A[n] = 1 \Rightarrow A = A + M$
at last,
 Q is quotient
 A is remainder

$$11 \div 3$$

$$11 \rightarrow 1011 \quad 3 \rightarrow 011$$

n	M	A	Q	Action
4	00011	00000	1011	Initialisation
	00011	00001	011?	Shift left A_0
	11100		1110	$A = A + (-M)$
	+1		1110	$Q_0 \leftarrow 0$
(-M)	3	11100	110?	Shift left A_0
	11101		1111	$A = A + M$
+1	11110		1111	$Q_0 \leftarrow 0$
	11100	1111	110?	Shift left A_0
	00011	00010	100?	$A = A + M$
	1111	00010	100	$Q_0 \leftarrow 1$
	00010	00010	001?	Shift left A_0
	1111	00010	001	$A = A + (-M)$
	00010	00010	0011	$Q_0 \leftarrow 1$

∴ $A[n] = 0$
∴ Q (quotient) = 0011 (3)
 A (Remainder) = (00010) (2)

