Altium altium-designer-addons

Set of addons for Altium Designer unified design environment for electronics development

Search projects

oct of addots for Attain Designer unined design environment for electronics development.							
Project Home	<u>Downloads</u>	Wiki	<u>Issues</u>	Source			
Search Curren	t pages for			Search			

NetTieLib

Library with Net tie and similar components for Altium Designer. Library, NetTie, PCB

Updated Today (moments ago) by Petr...@gmail.com

Download here

If you have some other net tie components or other components which you want to share on Altium Addons page, please let us know via email retry.var (a) gmail.com.

The library NetTieLib is distributed "as is" with no warranty. The library contains special Net Tie components which are used in Altium Designer to split one signal/net into several signals/nets or join several signals/nets into one signal/net. The Net Tie component is in fact creates short circuit connection of the signals. Altium Designer do not reports those short circuit connections as DRC violation if the connection is done by the cooper parts of the Net tie component. The library was created as a template. Please feel free to modify the library components according to your design standards.

The library is distributed free of charge.

Package content

- NetTieLib.IntLib integrated library NetTieLib which can be installed and used in Altium Designer
- **Documentation**\ documentation to NetTieLib and Net Tie components in general
- DRC exceptions\ RUL files with DRC exception rules which suppress violations in PcbDoc when NetTieLib components are used
- NetTieLibSampleBoard\ sample PCB project with all components from the NetTieLib, DRC exception rules applied
- NetTieLibSource\ source files used for building NetTieLib.IntLib, you can open NetTieLib.LibPkg file in Altium Designer, modify the library and compile it back into IntLib file which will be located in NetTieLibSource\Outpupt\

Net Tie component?

Special kind of component in Altium Designer which aims to join or split signals in particular point on board. This can be done on a layer (mos of components in NetTieLib) or by via on different layers (NetTieVia component). Detiled description of Net Tie component type - NetTies-and-Howto-Use-Them.pdf

Library design parameters

The library design parameters were set by need of regular low and medium density boards. Footprints should be modified accordingly to comply with your design standards or needs - different clearance, smaller/bigger footprints, microvias, burried/blind vias etc.

Clearance 0.2mm = distance of pads including attached track ends to other pads with their trackends

Footprint variants by suffix


- LP = Low Power for track width up to 12mil/0.3mm ~ max. 1A@(Cu 18um, temp rise 10 °C)
- MP = Medium Power for track width up to $40mil/1mm \sim max. 2.5A@(Cu 18um, temp rise 10 °C)$
- HP = High Power for track width up to 120mil/3mm ~ max. 5A@(Cu 18um, temp rise 10℃)

Net tie vias LP, MP, HP are through hole vias with hole 0.3, 0.6 and 0.8mm and outer diameter 0.6, 1.0 and 1.4mm.

Design Rule Check exceptions


Net Tie components produce some of DRC violations. These violation should be addressed by additional rules - exceptions - from the standard technology. The rule exceptions are prepared in folder *DRC exceptions* in NetTieLib package. There are 3 files included, please use/modify those rules in context of your design.

NetTieViasHoleToHole.RUL - rule necessary for suppressing HoleToHole violation when NetTieVia component is used. Routing of these
components is usually done in Ignore Obstacles routing mode. All pads of the NetTieVias must be added to Pad Class with name
NetTieVias unde Design >> Classes.




- GNDtopologyStar.RUL rule defines StarPoint component as a center of starburst routing topology in GND net
- NetTieComponentClearance.RUL rule which removes 3D component clearance check to <u>NetTieLib</u> components (excluding Solder junctions) what allows to have them under other components


The rules can be imported in PCB editor by menu Design >> Rules and righ mouse click on Design Rules item in the tree list and selecting Import Rules



List of library components


Name	Symbol(s)	Footprint (MP version only)	Description	Note






Sample Board


All NetTieLib components on one schematic. Blankets (yellow polygons) are used for definition of net classes for LP, MP and HP sections and for definition of track width in the end.




Sample board with all $\underline{\text{NetTieLib}}$ components.




3D view of 2 way solder junctions Normally Closed (NC) and Normally Open (NO) version displayed. Soldered connection marked in silkscreen and by 3D body.



3D view of 2 way solder junction. Soldered connection marked in silkscreen and by 3D body.



 $\label{thm:local_problem} \textbf{NetTieVias example in 2D view. Every track is in different net and is placed on separated layer.}$



► Sign in to add a comment

<u>Terms</u> - <u>Privacy</u> - <u>Project Hosting Help</u> Powered by <u>Google Project Hosting</u>