


state reduction & assignment



Present state	Next state		o/p	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	g	f	0	1
g	a	f	0	1

similar

Then we have to see similar term then we have to replace it.

Here g and e are similar


∴ Replace g and e

Present state	Next state		o/p	
	$x=0$	$x=1$	$x=0$	$x=1$
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f	0	1
e	a	f	0	1
f	e	f	0	1
g				

d and f are similar replace by d.

Present state	Next state		o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	d	0	1
e	a	d	0	1

Reduced state diagram :



Reduced state table with binary assignment:


Present state	Next state		o/p	
	x=0	x=1	x=0	x=1
0 0 0	0 0 0	0 0 1	0	0
0 0 1	0 1 0	0 1 1	0	0
0 1 0	0 0 0	0 1 1	0	0
0 1 1	1 0 0	0 1 1	0	1
1 0 0	0 0 0	0 1 1	0	1

Design procedure :

- ① From the word description and specification of the desired operation, derive a state transition diagram for the circuit.
- ② Reduce the no. of states if necessary
- ③ Assign binary value to the state.
- ④ Obtain the binary coded state table.
- ⑤ Choose the type of flip flop to be used.
- ⑥ Derive the simplified flip flop input and output eqn.
- ⑦ Draw the logic diagram.

Prob. 1

①



present state		x	next state		o/p y
A	B		$A(t+1)$	$B(t+1)$	
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	①	0	0
1	0	0	0	0	0
1	0	1	①	1	0
1	1	0	0	0	1
1	1	1	④	1	1

$$A(t+1) = \sum m(3, 5, 7)$$

$$B(t+1) = \sum m(1, 5, 7)$$

$$y = \sum m(6, 7)$$

$A(t+1)$

	Bx	$\bar{B}\bar{x}$	$\bar{B}x$	$B\bar{x}$
\bar{A}			1	
A		1	1	

$$= Bx + Ax$$

$$= x(A+B)$$

$B(t+1)$

	Bx	$\bar{B}\bar{x}$	$\bar{B}x$	$B\bar{x}$
\bar{A}			1	
A		1	1	


$$= Ax + \bar{B}x$$

$$= x(A + \bar{B})$$

y

	Bx	$\bar{B}\bar{x}$	$\bar{B}x$	$B\bar{x}$
\bar{A}				
A			1	1

$$y = AB$$




25/9/18.


Shift registers.

- serial in - serial out. (SISO)
- serial in - parallel out. (SIPO)
- parallel in - serial out. (PISO)
- parallel in - parallel out. (PIPO)


SIPO PIPO:




SISO :




Refer PPT




SIPO :



Refer PPT



PISO :



Universal shift registers :

$S_1 \quad S_2$

0	0
0	1
1	0
1	1


No change
 shift ~~left~~ right
 shift ~~right~~ left
 parallel load

Implication chart :


State table :

Present state	Next state		Output Z	
	X=0	X=1	X=0	X=1
A	A	B	0	0
B	C	D	0	0
C	E	F	0	0
D	B	A	0	1
E	C	D	0	0
F	B	A	0	1


Set up implication chart :




Fill the square for state pairs which have different outputs.



Fill the squares for state pairs which may have same outputs.



Apply equivalency test on each square.



$$B = C = E$$

$$C = E$$

$$D = F$$

Reduced state table :


Present state	Next state		Output Z	
	x=0	x=1	x=0	x=1
A	A	B	0	0
B	B	D	0	0
D	B	A	0	1


28/9/18.

2. Reduce the states given in the state table using implication chart.

Present state	Next state		q/p	
	x=0	x=1	x=0	x=1

A	D	B	0	0
B	E	A	0	1
C	G	F	0	1
D	A	D	1	0
E	A	D	1	0
F	C	B	0	0
G	A	E	1	0





$B = E, G, A, F$



$01 = 10, 10, 00, 00$

$G = D = E$
 $\begin{matrix} 1,0 & 1,0 \end{matrix}$

Present state	Next st		o/p	
	$x=0$	$x=1$	$x=0$	$x=1$
A	D	B	0	0
B	D	A	0	1
C	G	F	0	1
D	A	D	1	0
E	C	B	0	0
F	A	E	1	0
G				

⑤.

Present st	Next st		o/p	
	$x=0$	$x=1$	$x=0$	$x=1$
A	C	B	0	0
B	D	C	0	0
C	G	D	1	1
D	E	A	1	0
E	F	A	0	1
F	G	F	1	0
G	F	A	0	1



$$\cancel{A = B}$$

$$\cancel{D = F}$$

$$A = C, G, B, \cancel{D}$$

0,0 0,1 1,0 0,1 1,0

$$D = E, G, F$$


1,0 1,0 1,0 0,0

$$\cancel{D \neq E \neq G}$$

Nothing is reduced.

Counter :

- Design a Mod-8 synchronous up counter.



By
(Toggle flip flop)

Pulse	Present st			Next st			O/P		
	A ₂	A ₁	A ₀	A ₂	A ₁	A ₀	T _{A2}	T _{A1}	T _{A0}
0	0	0	0	0	0	1	0	0	1
1	0	0	1	0	1	0	0	1	1
2	0	1	0	0	1	1	0	0	1
3	0	1	1	1	0	0	1	1	1
4	1	0	0	1	0	1	0	0	1
5	1	0	1	1	1	0	0	1	1
6	1	1	0	1	1	1	0	0	1
7	1	1	1	0	0	0	1	1	1

$$T_{A0} = \sum_m (0, 1, 2, 3, 4, 5, 6, 7)$$

$$T_{A1} = \sum_m (1, 3, 5, 7)$$


$$T_{A2} = \sum_m (2, 7)$$

	A ₁ A ₀	A ₁ \bar{A}_0	\bar{A}_1 A ₀	$\bar{A}_1\bar{A}_0$
A ₂	1	1	1	1
\bar{A}_2	1	1	1	1

$$T_{A0} = 1$$

	A ₁ A ₀	A ₁ \bar{A}_0	\bar{A}_1 A ₀	$\bar{A}_1\bar{A}_0$
A ₂	1	1	0	0
\bar{A}_2	1	1	0	0

$$T_{A1} = A_0$$




2. Design MOD-8 synchronous down counter.

Pulse	Present st A ₂ A ₁ A ₀	Next st A ₂ A ₁ A ₀	op A ₂ A ₁ A ₀
7	1 1 1	φ 1 0	0 0 1
6	1 1 0	1 0 1	0 1 1
5	1 0 1	1 0 0	0 0 1
4	1 0 0	0 1 1	1 1 1
3	0 1 1	0 1 0	0 0 1
2	0 1 0	0 0 1	0 1 1
1	0 0 1	0 0 0	0 0 1
0	0 0 0	1 1 1	1 1 1

$$TA_0 = \sum m(0, 1, 2, 3, 4, 5, 6, 7)$$

$$TA_1 = \sum m(6, 4, 2, 0)$$


$$TA_2 = \sum m(4, 0)$$




$$T_{A0} = 1$$



$$T_{A1} = \bar{A}_0$$



$$T_{A2} = \bar{A}_1 \bar{A}_0$$



H/W

- Design MOD 3 up synchronous counter using JK flip flop.
- BCD to graycode with T-flip flop.

5/10/18

Design BCD to gray code :


Pulse	Present state				Next state				O/p		
	A ₃	A ₂	A ₁	A ₀	g ₃	g ₂	g ₁	g ₀	T ₃	T ₂	T ₁
0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	1	0	0	0
2	0	0	1	0	0	0	1	1	0	0	0
3	0	0	1	1	0	0	1	0	0	0	0
4	0	1	0	0	0	1	1	0	0	0	1
5	0	1	0	1	0	1	1	1	0	0	1
6	0	1	1	0	0	1	0	1	0	0	1
7	0	1	1	1	0	1	0	0	0	0	1
8	1	0	0	0	1	1	0	0	0	1	0
9	1	0	0	1	1	1	0	1	0	1	0

$$T_3 = 0$$


$$T_2 = \sum_m 8, 9 + \sum_d (10, 11, 12, 13, 14, 15)$$

$$T_1 = \sum_m 4, 5, 6, 7 + \sum_d (10, 11, 12, 13, 14, 15)$$


$$T_0 = \sum_m 2, 3, 6, 7 + \sum_d (10, 11, 12, 13, 14, 15)$$




$$T_2 = T_3$$




$$T_1 = A_2$$



$$T_0 = A_1$$



Design a synchronous counter that goes through 0, 1, 2, 4, 0. unused state must go to zero or to next state on next clock pulse




	Present st	Next state	P/P
	A ₂ A ₁ A ₀	A ₂ A ₁ A ₀	T ₂ T ₁ T ₀
0	0 0 0	0 0 0	0 0 0
1	0 0 1	0 1 0	0 1 1
2	0 1 0	1 0 0	1 1 0
3	0 1 1	1 0 0	1 1 1
4	1 0 0	0 0 0	1 0 0
5	1 0 1	0 0 0	1 0 1
6	1 1 0	0 0 0	1 1 0
7	1 1 1	0 0 0	1 1 1

$$T_0 = \sum m(0, 1, 3, 5, 7)$$


$$T_1 = \sum m(1, 2, 3, 6, 7)$$

$$T_2 = \sum m(2, 3, 4, 5, 6, 7)$$




$$T_0 = \bar{A}_1 \bar{A}_2 + A_0$$


T₀



T_2 T_1



$T_2 = A_1 + A_2$



— X —