- 1 A PN flipflop has four operations, no change, clear to o. met , and complement, when inpuls P and N one and II, nexpectively. 00, 01, 10
- a) Tabulate the characteristic table. b) Derive the characteristic egn.
- d) Show how the Pru flipslop c) Tabulate the excitation table con be converted to a D flipflop.
- 2) A requestiol circuit with two D flipflops A and B, two inpuls a and y and one output Z is specified. by the following next state and olp egins

$$A(1+1) = x'y + xB$$

$$B(1+1) = x'A + xB$$

$$Z = A$$


- a) Draw the logic diagram of the circuit
- state table don the soquential cincuit. b) List the
- c) Draw the corner ponding state diagram.
- 3) Penign a noquential chel with two Jk flipplops A and B and two inputs E and F. 9 E=0. the cincuit nemains in the same state negandless of the value of . When E = 1 and F=1 , the cincuit goes through state triansitions from 00 to 01, to 10, to 11 back to

on and nepeats. When EEI and F=0, the circuit goes through the state transitions from 00 to 11, to 10, to 01 back to 00 and nepeats. What is the note of Finfot?

A requestial clet has three flipflops A, B and C; one input x and one output y. The state diagram is shown. The circuit is to be designed by treating the unused states as don't care conditions. Analyse the circuit obtained from the design to determine the effect of the unused states

a) Use D plipplop in the design

b) Use Jk plipplop in the donign.



- (5) What is the difference between social and parallel tramfer?

 Which triansfer is a faster one? Explain how to convert serial alaba to parallel data and parallel to social.

 What type of register is needed.
- Design a four bit shift register with a parallel load using Destlips there are two control ites shift and load. When shift = 1, the contents of the register one shifted by one possition. Now data are transferred into the register when load: 1 and shift = 0. If both control ites are equal to 0, the contents of the register do not change. Provide highest priority to load.
- Description inpuls so and so the register operators with mode to the following function table.

Si		Ragistan operation.
0	0	No change Complement the four ilps
0	1	Complement the four ilps
1	0	Clean negiolex to o (synchronous with clk)
1	,	Load parallel data.

- (8) A binary nipple counter upon flipflops that trigger on the positive edge of the clock. What will be the content count it.
- a) the normal olpin of the flipflops are connected to the
- b) the complements outputs of the flipflops one connected to the clock?
 - c) What happons if negative edge of clock is used to trigger counter flipflops?
- 6) How many flipflops will be complemented in a 10-bit binary ripple counter to neach the next counter often the following counts?
- a) 1001101111
- P) OHIHHH)-1
- c) 1111111110