


4) Asynchronous Sequential Circuits



No clock signal is applied

The o/p is obtained after a delay in the output input
in Two
operated mode

- 1) Fundamental mode of operation
- 2) Pulse mode of operation

[At a time any one of the input variable may changes. The next change is not allowed until the change made goes to a steady state).

$$Y_i = y_i \rightarrow \text{Steady state condition.}$$


After steady state, the input may be changed.

Time change between two input change should be greater than the time taken to have the steady state.

Stable state
Unstable state
Transition table
Flow table

Race — Non-critical race
 — Critical race.

Hazards — Static
 — Dynamic
 — Essential.



y_1, y_2 - Next States
 y_1, y_2 - Present States.

$$y_1 = xy_1 + \bar{x}y_2$$

$$y_2 = \bar{x}y_2 + x\bar{y}_1$$

Transition Table:

input is at top.

y_1, y_2	x	0	1
00		0	0
01		1	0
11		1	1
10		0	1

①

y_1, y_2 - two present state variables

y_1, y_2	x	0	1
00		0	1
01		1	1
11		1	0
10		0	0

②

By using transition table, find y_1, y_2 .

①, ② \Rightarrow Transition tables.

y_1, y_2	x	0	1
00		00	01
01		11	01
11		11	10
10		00	10

③

③ \rightarrow Flow table

(By combining the transition tables ① & ②)

\hookrightarrow Circle if P.S = N.S i.e. stable state
 $y = Y$

Flow table

$y_1 y_2 \backslash x$	0	1
a	(a)	b
b	d	(b)
d	(d)	c
c	a	(c)

Flow table

(But can have multiple unstable states)
Unstable

When $x \rightarrow 0 \rightarrow 1$

$y_1 y_2$ changes from 00 \rightarrow 01 \rightarrow 01

i.e

00	01
11	(01)
11	

Here 01 comes to stable state.

It is a Non-critical Race.
(Final stable state is single)

The final state does not depend on the change in the present variable state

Here 01 \rightarrow either changes to 11 & remains stable

Critical Race:

Final state depends on the change in the present variable state

Cycle

00 \rightarrow 01 \rightarrow 11 \rightarrow ... does not settle down in a stable state.

$y_1 y_2 \backslash x$	0	1
00	(00)	11
01		11
11		(11)
10		11

00 \rightarrow 11

00 \rightarrow 01 \rightarrow 11

00 \rightarrow 10 \rightarrow 11

Any ^{one} of these possibilities occurs depending on the delay (feedback)

Non-critical Race

x	0	1
y, y_2	00	11
01		01
11		11
10		

Non-Critical

$00 \rightarrow 11 \rightarrow 01$
 $00 \rightarrow 01$
 $00 \rightarrow 10 \rightarrow 11 \rightarrow 01$

x	0	1
y, y_2	00	11
01		01
11		11
10		10

$00 \rightarrow 11$
 $00 \rightarrow 01$
 $00 \rightarrow 10$

x	0	1
y, y_2	00	11
01		11
11		11
10		10

$00 \rightarrow 11$
 $00 \rightarrow 01 \rightarrow 11$
 $00 \rightarrow 10$

Critical Race

Non-critical Race: (Best Option than critical size)

Settles down to only one state

Critical Race:

Settles down in many states depending on the present state variables.
ie (Multiple stable states)

While designing asynchronous circuit, avoid critical race & Avoid the Hazards.

Primitive flow table:

In flow table, only single stable state

But in primitive flow table multiple stable states.

Reduce primitive flow table to flow table

Which is called as state Reduction.

State Reduction is done with the help of

Implication table \rightarrow Merger diagram

1) Design a gated latch with two inputs G (gate) & D (data) and one output Q . The binary information present at the D is transferred to Q when $G=1$. The Q output will follow the input D as long as $G=1$ when G goes to 0 the output Q is retained.

Design of Asynchronous Sequential Circuits


When $G=1$ $Q=D$

\downarrow
0 $\rightarrow Q = \text{No change.}$

\rightarrow because previous o/p is known.

State	input D, G		Output Q	Comments
a	D	G	(assume) 0	
b	0	1	0	after b, c.
c	1	0	0	after 'a' state
	0	0	0	after a.
d	1	1	1	already available after b, c.
	0	0	0	

\rightarrow at a time only one present state is allowed to change



State	Input		Output	Comments
	D	G		
a	0	0	0	after b, c
b	0	1	0	after a, d, f
c	1	0	0	after a
d	1	1	1	after b, c, e
e	1	0	1	after d, f
f	0	0	1	after e

From every state two possibilities a, b, c, d, e, f

Primitive flow table:

	DG			
	00	01	11	10
a	(a), 0	b, -	-, -	c, -
b	a, -	(b), 0	d, -	-, -
c	a, -	-, -	d, -	(c), 0
d	-, -	b, -	(d), 1	e, -
e	f, -	-, -	d, -	(e), 1
f	(f), 1	b, -	-, -	e, -

① Plot the stable states.

(In primitive flow table only one stable state in each row)

From 0,0 \rightarrow 1,1 is not possible (in 1st row)

(-, - represents don't cares in asynchronous seq. clots)

There 3 are equivalent

Flow table

a	DG			
	00	01	11	10
(a, b, c)	(a), 0	(b), 0	d, -	(c), 0
(d, e, f)	(f), 1	b, -	(d), 1	(e), 1

represent with d

Check each column

If any stable state write the stable state or represent unstable state.

New Flow Table

	DG			
	00	01	11	10
a	a, 0	a, 0	d, -	a, 0
d	d, 1	a, -	d, 1	d, 1

b is replaced with a

Assign binary values to a as in synchronous sequential circuits.

$Y, Z \rightarrow$ output

	DG			
y	00	01	11	10
0	0, 0	0, 0	1, -	0, 0
1	1, 1	0, -	1, 1	1, 1

Input

	DG			
y	00	01	11	10
0	0	0	1	0
1	1	0	1	1

$$Y = DG + y\bar{G}$$

Output

	DG			
y	00	01	11	10
0	0	0	-	0
1	1	-	1	1


Assign ~~to~~ o/p values to

unstable states "-"

	DG			
y	00	01	11	10
0	0	0	1	0
1	1	0	1	1

$$Z = DG + y\bar{G}$$

$$\therefore Y = DG + y\bar{G} = Z$$



y - present state, Y = Next state.

When $G = 1$ $Q = D$
 \downarrow
 0 $Q = \text{no change.}$

State	Input		Output Q	Comments
	D	G		
a	1	1	1	after b, c.
b	0	1	0	after a, d.
c	1	0	1	after a, d.
d	0	0	0	after b, c.