

Design of asynchronous seq. circuits

prob. statement

primitive flow table

reduced flow table → Implication table

Transition table

eqns using kmap.
(state eqns & o/p eqns)

logic diagram

compatible pair

maximal compatibility
(using merger graph/diagram)

& closed covering condition

reduced flow table

if it has 2 values (states) use 0, 1

1	a
0	b

4-state (2 bit)
more than 4 (3 bit)

State table reduced from Implication table.

1. Q)

Q)

P.S	N.S		O/P	
	x=0	x=1	x=0	x=1
a	c	b	0	1
b	d	a	0	1
c	a	d	1	0
d	b	d	1	0

i/p o/p are equal, check the next state

equal check n.s

soln

(a,b) imply (c,d)

b	c,d		
c	x	x	
d	x	x	a,b
	a	b	c

Vertical & horizontal
↓ (states)
from 2nd

from 1st
elim last.

(for comparison purpose)

when o/p are unequal put X

Q.2)

2/3)

State table

P.S	N.S		O/P	
	x=0	x=1	x=0	x=1
a a	d	b	0	0
a b	e	a	0	0
c c	g	f	0	1
d d	a	d	1	0
d e	a	d	1	0
f f	c	b	0	0
d g	a	e	1	0

soln

⇒ Implication table:

b	d, e				
c	x	x			
d	x	x	x		
e	x	x	x	✓	
f	d, c	a, b e, c	x	x	x
g	x	x	x	d, e	d, e
	a	b	c	d	e

⇒ Implication table

both are same	✓
both are x same	x


Then find '✓', combination of (d,e)
check for implied state.

where ever (d,e) → it is equivalent
⇒ (a,b) = (d,e) ⇒ put '✓' mark


✓ ⇒ compatible pairs.

(a,b) (d,e) (d,g) (e,g)
write ✓ as compatible pairs.

Merger diagram:



join corresponding
compatible
pairs with
lines



If they are not connected → take as
individual states.

maximal compatible
pairs.

$\left\{ \begin{array}{l} a \leftarrow (a,b) \\ d \leftarrow (d,e,g) \\ c \leftarrow (c) \\ f \leftarrow (f) \end{array} \right.$


→ replace by a
 → replace by d

1 state connected to each & every state, all states are compatible


a, b



all are compatible



\Rightarrow X comp



\Rightarrow maximal compatible

(Applicable for all polygons)

Reduced state table from given state table:

P.S	N.S		O/p	
	x=0	x=1	z=0	z=1
a	d	a	0	0
d	a	d	1	0
c	d	b	0	1
f	c	a	0	0

39)

P.S	N S		o/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
d	e	f/d	0	1
e	a	f/d	0	1
f	g/e	f/d	0	1
g	a	f/d	0	1

soln:


implication table

b	ab bd						ge
c	bc cd	ca					df
d	X	X	X				
e	X	X	X	ed			
f	X	X	X	ef	eg		
g	X	X	X	ga	X	✓	ga
	a	b	c	d	e	f	

compatible pairs:-

(ge) (d,f) (a) (b) (c)

Kruger diagram




Reduced state table

P.S	N.S		O/p	
	x=0	x=1	x=0	x=1
a	a	b	0	0
b	c	d	0	0
c	a	d	0	0
e	e	d	0	1
d	a	d	0	1


Hazards

(If any unwanted switching transience, it may chance the o/p temporarily as false)
It is called static-1-hazard.



Essential hazard

[To elim) insert latch to feed back ckt.]
 Because of the hazard, if it goes to wrong rep. circuit, we have to eliminate hazard (if $p \Rightarrow 1$)



after 1ns \rightarrow we obtain 0 and 0

after 2ns \rightarrow we obtain 0 and 1

\rightarrow Static - 1

eqn

$$Y = x_1 x_2 + \bar{x}_2 x_3$$

Draw the k map:-

		$x_2 x_3$	$\bar{x}_2 x_3$	$x_2 \bar{x}_3$	$\bar{x}_2 \bar{x}_3$
x_1	\bar{x}_1	00	01	11	10
	x_1	00	01	11	10

x_1 and x_2 where ever $x_2 \rightarrow$ make

To avoid static hazard, include redundant case (unwanted loop)


we obtain

$$x_1 x_2 + \bar{x}_2 x_3 + x_1 x_3$$

always 1 \rightarrow if $p \Rightarrow 1$

using product of sum

plot k map




$$Y = (x_2 + x_3)(x_1 + \bar{x}_2)$$

after using redundant

$$Y = (x_2 + x_3)(x_1 + \bar{x}_2) \left(\frac{(x_1 + x_3)}{(x_2 + x_3)(x_2 + x_3)} \right)$$

⇒ To check static 0 hazard
(take pdt of sums +
pdt i/p ⇒ 0)

(largest part →
apply signal
change)



exercise chap 9

- Q) obtain a primitive flow table for ckt with 2 i/p x_1 and x_2 and 2 o/p z_1 and z_2 , that satisfy the following 4 conditions
- when (i) $x_1, x_2 = 0, 0$ the o/p is $z_1, z_2 = 0, 0$
 - (ii) when $x_1 = 1, x_2$ changes } the o/p is $z_1, z_2 = 0, 1$
from 0 to 1
 - (iii) when $x_2 = 1, \text{ and } x_1$ } the o/p is $z_1, z_2 = 1, 0$
changes from 0 to 1
 - (iv) otherwise the o/p does not change

Soln:-

	x_1	x_2	z_1	z_2
1.	0	0	0	0
2.	1	$0 \rightarrow 1$	0	1
3.	$0 \rightarrow 1$	1	1	0
4.	otherwise		No change	

state $x_1 \ x_2$

state	x_1	x_2	z_1	z_2	Comments.
a	0	0	0	0	after b, c, f, g, h, i
b	0	1	0	0	after a ✓
$00 \rightarrow c$ 11	1	0	0	0	after a ✓ after b.
10 $01 \rightarrow d$	1	1	1	0	after b, g, i
10 $01 \rightarrow e$	1	1	0	1	after c, f, h
$00 \rightarrow f$ 11	1	0	1	0	after d.
$\rightarrow g$	0	1	1	0	after d.
$11 \rightarrow h$ 00	1	0	0	1	after e.
11	0	1	0	1	after e.
f	0	0	1	0	after f
g	0	1	1	0	after d
h	1	0	0	1	after e
i	0	1	0	1	after e

Primitive Fds. Table :-

PS	x ₁ x ₂			
	00	01	10	11
a	@, 00	b, -	-, -	c, -
b	a, -	ⓑ, 00	d, -	-, -
c	a, -	-, -	e, -	ⓒ, 00
d	-, -	g, -	ⓓ, 10	f, -
e	-, -	i, -	ⓔ, 01	h, -
f	a, -	-, -	e, -	ⓕ, 10
g	a, -	ⓖ, 10	d, -	-, -
h	a, -	-, -	e, -	ⓗ, 01
i	a, -	Ⓢ, 01	d, -	-, -

each row contains 1 stable state

1) mark stable state

2) mark unstable i/p changes

3) mark remainig from table

23.10.18

Reduction of PFT using implication table Method.

	00	01	11	10
a	c,-	<u>a,0</u>	b,-	-,-
b	-,-	a,-	<u>b,1</u>	c,-
c	<u>c,0</u>	a,-	-,-	d,-
d	c,-	-,-	b,-	<u>d,0</u>
e	f,-	-,-	b,-	<u>e,1</u>
f	<u>f,1</u>	a,-	-,-	c,-


b	✓				
c	✓	<u>c,d</u>			
d	✓	<u>c,d</u>	✓		
e	a,f	c,e	c,f d,e	c,f d,e	
f	c,f	c,e	c,f d,e	c,f d,e	✓
	a	b	c	d	e

if one of the implied state not equal, that box ☒

Compatible pairs:

(a,b) (a,c) (a,d) (b,c) (b,d) (c,d) (e,f)

Merger diagram:



Maximal compatible pairs:

Maximal compatibilities:

(a, b, c, d) (e, f)

closed covering condition

1. all the states should be included. (covering condn)

2. closure condn:-

If no implied states
(or)

all implied states.

	00	01	11	10
a b c d	(c, 0)	(a, 0)	(b, 1)	(d, 0)
e f	(f, 1)	a, -	b, -	(e, 1)

stable state with o/p

replace $b c d \Rightarrow a$
 $f \Rightarrow e$

	00	01	11	10
a	(a, 0)	(a, 0)	(a, 1)	(a, 0)
e	(e, 1)	a, -	a, -	(e, 1)

state y: (i/p)

	00	01	11	10
0 = a	0	0	0	0
1 = e	1	0	0	1

$$Y = y \bar{x}_2$$


state x: o/p

	00	01	11	10
0	0	0	1	0
1	1	X	1	1

From stable to unstable state, take the value from stable state

$$Z = x_1 x_2 + y$$

Without latch



With latch (RS latch)

excitation table of SR flip flop:

Q	Q(t+1)	S	R
0	0	0	X
0	1	1	0
1	0	0	1
1	1	X	0

From the transition table y

PS y	x1 x2			
	00	01	11	10
0	N.S 0	0	0	0
1	1	0	0	1

For both SR.

SR	x1 x2			
	00	01	11	10
0	0X	0X	0X	0X
1	X0	01	01	X0

From the excitation table

Separating S and R.

For S

y	x1 x2			
	00	01	11	10
0	0	0	0	0
1	X	0	0	X

$S = 0$


For R

y	x1 x2			
	00	01	11	10
0	X	X	X	X
1	0	1	1	0

$R = x_2$

Note: For NAND take complemented values of S and R (i.e) \bar{S} and \bar{R}

With NOR latch:-



example: 1

b	b, c			
c	X	d, e		
d	b, c	X	a, d	
e	X	X	✓	b, c
	a	b	c	d

Compatible pairs:

(a, b) (a, d) (b, c) (d, e)
(c, d) (c, e)

From the merge diagram;

Max comp. pairs

(a, b) (a, d) (b, c) (c, d, e)

(as per 1st condition)

X (a, b) (c, d, e)

within the pair check the implied state (from the Q)

b, c

⑤ states are reduced to ③ states.

As per condn I.

(a,b)	(a,d)	(b,c)	(c,d,e)
b,c	b,c	d,e	(a,d) (b,c)

Final set

(a,d) (b,c) (c,d,e)


⑤ → ③

Race free state assignment

	i/p.	00	01	11	10
a		a	b	c	a
b		a	b	b	c
c		a	c	c	c

If stable state has adjacent unstable state, there is transition.

Transition diagram




No transition from c to b.

Assign binary values randomly
(say: 1 bit variable change)

so the diagram is modified as.

Due to critical race (assign new state)

(From a c)
[since we have $a \rightarrow c$ and $c \rightarrow a$]



From the new diagram,


00	(a)	b	c d	(a)
01	a	(b)	(b)	c
11	d d	(c)	(c)	(c)
10	a ↓	—	↑ c	—

From stable (a) to (c)
↓
(a) to d
and goes to
(10 to 11) c and
settles at (c)
[1 bit variable
change]


29)

	00	01	11	10
a	(a)	c	(a)	d
b	a	(b)	c	(b)
c	(c)	(c)	(c)	d
d	(d)	b	a	(d)

Transition diagram



* From a to c
there is a
possibility of
critical race
since (more than
1 bit variation)
also d to b
since
2 bit variation



* Draw general table to avoid confusion:

	00	01	11	10
0	a	b	c	f
1	d e	f d	g	

introduce 1 more variable to avoid confusion
(Write the transition to the adjacent boxes)

Introduce 3 more states:-

a	Ⓐ	c f	Ⓐ	d
b	a	Ⓑ	c	Ⓑ
c	Ⓒ	Ⓒ	Ⓒ	d g
d	Ⓓ	b	d e	Ⓓ
e	-	-	a	d
f	-	c	-	-
g	-	-	-	d

$a \rightarrow (f, g) \rightarrow c$
 $b \rightarrow e \rightarrow d$

Q) Design a negative edge triggered T flip flop which has 2 i/p T and c (clock) and 1 o/p Q. \rightarrow the o/p state is complemented if $T=1$ and c changes from 1 to 0 otherwise under any i/p condn the o/p remains unchanged.

Don't care
Merge
Reduced
Assign Race
free
+ Latch (design)