

DESIGN PROCEDURE FOR ASYNCHRONOUS SEQUENTIAL CIRCUIT



1

DESIGN A FUNDAMENTAL MODE ASYNCHRONOUS SEQUENTIAL NETWORK MEETING THE FOLLOWING REQUIREMENTS

- There are 2 inputs x_1 and x_2 and a single output z
- The input x_1 and x_2 never changes simultaneously
- The output is always to be 0 when $x_1=0$, independent of the value of x_2
- The output is to become 1 if x_2 changes while $x_1=1$ and is to remain 1 until x_1 becomes 0 again

EXAMPLE 9.3

Design a fundamental-mode asynchronous sequential network meeting the following requirements:

1. There are two inputs x_1 and x_2 and a single output z .
2. The inputs x_1 and x_2 never change simultaneously.
3. The output is always to be 0 when $x_1 = 0$, independent of the value of x_2 .
4. The output is to become 1 if x_2 changes while $x_1 = 1$ and is to remain 1 until x_1 becomes 0 again.

THE PRIMITIVE FLOW TABLE

OBTAINING PRIMITIVE FLOW TABLE

9/5/2018

Donald D. Givone, M. Morris Mano, Digital
Circuits and Design Pearson

Present state	Next state				Output (z)			
	Input state (x_1x_2)				Input state (x_1x_2)			
	00	01	10	11	00	01	10	11
A	(A)				0			

(a)

Present state	Next state				Output (z)			
	Input state (x_1x_2)				Input state (x_1x_2)			
	00	01	10	11	00	01	10	11
A	(A)	B	C	—	0	—	—	—
B		(B)			—	0	—	—
C			(C)		—	—	0	—

(b)

Present state	Next state				Output (z)			
	Input state ($x_1 x_2$)				Input state ($x_1 x_2$)			
	00	01	10	11	00	01	10	11
<i>A</i>	(A)	<i>B</i>	<i>C</i>	—	0	—	—	—
<i>B</i>	<i>A</i>	(B)	—	<i>D</i>	—	0	—	—
<i>C</i>			(C)		—	—	0	—
<i>D</i>				(D)	—	—	—	0

(c)

Present state	Next state				Output (z)			
	Input state (x_1, x_2)				Input state (x_1, x_2)			
	00	01	10	11	00	01	10	11
<i>A</i>	Ⓐ	<i>B</i>	<i>C</i>	—	0	—	—	—
<i>B</i>	<i>A</i>	Ⓑ	—	<i>D</i>	—	0	—	—
<i>C</i>	<i>A</i>	—	Ⓒ	<i>E</i>	—	—	0	—
<i>D</i>				Ⓓ	—	—	—	0
<i>E</i>				Ⓔ	—	—	—	1

(d)

Present state	Next state				Output (z)			
	Input state (x_1x_2)				Input state (x_1x_2)			
	00	01	10	11	00	01	10	11
<i>A</i>	Ⓐ	<i>B</i>	<i>C</i>	—	0	—	—	—
<i>B</i>	<i>A</i>	Ⓑ	—	<i>D</i>	—	0	—	—
<i>C</i>	<i>A</i>	—	Ⓒ	<i>E</i>	—	—	0	—
<i>D</i>	—	<i>B</i>	<i>F</i>	Ⓓ	—	—	—	0
<i>E</i>				Ⓔ	—	—	—	1
<i>F</i>			Ⓕ		—	—	1	—

(e)

Table 9.10 (Cont.)

Present state	Next state				Output (z)			
	Input state (x_1x_2)				Input state (x_1x_2)			
	00	01	10	11	00	01	10	11
A	(A)	B	C	—	0	—	—	—
B	A	(B)	—	D	—	0	—	—
C	A	—	(C)	E	—	—	0	—
D	—	B	F	(D)	—	—	—	0
E	—	B	F	(E)	—	—	—	1
F	A	—	(F)	E	—	—	1	—

(f)

SOLUTION

		Input (x_1, x_2)				Next State				Output (z)				Input state (x_1, x_2)	
		00	01	10	11	00	01	10	11	00	01	10	11		
00	A	(A)	B	C	D	0	—	—	—	0	—	—	—		
01	B	A	(B)	—	D	—	0	—	—	—	0	—	—		
10	C	A	—	(C)	E	—	—	0	—	—	—	0	—		
11	D	—	B	F	(D)	—	—	—	—	—	—	—	—		
	E	—	B	C	(E)	—	—	—	—	—	—	—	—		
	F	A	—	(F)	D	—	—	—	—	—	—	—	—		

Stable state (A)
 Sudden change
 stable (C)
 again it goes to stable state
 \therefore so, assign another state
D = E
 new state because D is stable so assigning a new state E = F

$x_1 = 0$ so $dp = 0$

CONSTRUCTING THE MINIMUM ROW FLOW TABLE

9/5/2018

Donald D. Givone, M. Morris Mano, Digital
Circuits and Design Pearson

Table 9.16 Minimal-row flow table for Example 9.3

Present state	Next state				Output (z)			
	Input state (x_1x_2)				Input state (x_1x_2)			
	00	01	10	11	00	01	10	11
$\{A,C\}: \alpha$	$\textcircled{\alpha}$	β	$\textcircled{\alpha}$	γ	0	—	0	—
$\{B,D\}: \beta$	α	$\textcircled{\beta}$	γ	$\textcircled{\beta}$	—	0	—	0
$\{E,F\}: \gamma$	α	β	$\textcircled{\gamma}$	$\textcircled{\gamma}$	—	—	1	1

STATE REDUCTION

9/5/2018

Donald D. Givone, M. Morris Mano, Digital
Circuits and Design Pearson

Present State	Next state		Input (x_1, x_2)		Output (z)			
	00	01	10	11	00	01	10	11
(A, c); α	(α)	β	(α)	γ	0	-	0	-
(B, D); β	α	(β)	γ	(β)	-	0	-	0
(E, F); γ	α	β	(γ)	(γ)	-	-	-	-


Assigning values.

		i/p				o/p			
		00	01	10	11	00	01	10	11
$(A, C); \alpha$	00	00	01	00	11				
$(B, D); \beta$	01	00	01	11	01				
$(E, F); \gamma$	11	00	01	11	11				
		$\uparrow\uparrow$	$\uparrow\uparrow$	$\uparrow\uparrow$	$\uparrow\uparrow$				
		$D_1 D_2$	$D_1 D_2$	$D_1 D_2$	$D_1 D_2$				


A, B	x_1, x_2	D_1				D_2			
	00	01	10	11	00	01	10	11	
00	0	0	0	1	0	1	0	1	
01	0	0	1	0	0	1	1	1	
11	0	0	1	1	0	1	1	1	

9/5/2018

Donald D. Givone, M. Morris Mano, Digital
Circuits and Design Pearson



CIRCUIT DIAGRAM



9/5/2018

Donald D. Givone, M. Morris Mano, Digital
Circuits and Design Pearson