
- Set 1 and complement when Inputs P and N are 00,01,10 and 11, respectively.
 - a) Tabulate the characteristic table.
 - b) perive the characteristic equations
 - c) Tabulate the excitation table.
 - d) show how the PN fliptiop can be converted to a D-fliptiop.

a.

P	N	Q(f+1)		
0	0	0		
0	١	Q(t)		
(0	Q(F)		
1	1	1		

b .


P	N	Q(t)	Q(t+i)
0	0	0	6
0	0	1	0
0	1	O	0
0	1	1	1
1	0	0	1
1	0	1	b
1	1	0	1
1	1	1	1



Q(+1) = pa+ Na.

c.	Q(t)	Q(t+1)	P N	The state of the s
	0	0	0 X	
	0	1	1 ×	The second secon
	(0	X O	Statement " Land
	1	1	×	The state of the state of
d.	connect	p and	in toq	gether.
A	sequent	ial ar	cuit 1	with two p fupflops A and B
two	9npats	ne and	y o	and one output z & specified by
the	follo win	ng hex	t state	and output equations
		ACETI) = 254 4	×B
) = \$\overline{\chi} = (
			Z = A	
	Dran			exaram of the circuit
(4)	Diaw	ine i	ogic a	agram of the arcuit
b)	List .	the Sta	rte fab	to for the sequential arcuit.
c)	Draw	the	corresp	onding state diagram.
a.				
	γ			
17 15	"	Do		XY+XA D. Q A 7
	3			Q 7 Z
		F-10		D Q B
		1		CP———
		1		

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 1 1 1 0 0 0 0 1 0 0 0 0 0 0 0
0
C.
C.
C. (1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
C.
C. Og, 1%, 1% 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
C. 096, 106, 116 00/1
C. 096, 196, 11/6 to 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
C. 0%, 1%, 1%, 1% 1
C. 0%, 1%, 1%, 10/1 00/1
C. 0%, 1%, 1%, 10/1 00/1
C. 00%, 10%, 11%, 00%, 10%, 00%, 10%, 10%,
096, 196, 11/6.
60× 11/1 61
60× 11/1 61
0/0 0% 0% 00/1
190,1/0
01/0 00/1/19/1/1/



Scanned by CamScanner

The F is up/down control

F=0 up counting


F=1 down counting.


A sequential circuit has three fliptiops A, B and cone input x-in; and one output y-out. The State diagram is given. The circuit is to be designed by treating the unused state as don't core conditions Analyze the circuit obtained from the design to determine the effect of the unexed states.


a) use b flipflops in the design

a) wanted states : 101, 110, 111

Palsen Stale		Input	106	XC:	output		
A	В	c	x	A	B	C	4
0	0	0	0	0	1	1	0
0	0	a	1	Ţ	0	0	1
0	a	P	ь	0	0	1	0
0	0	1	1	1	0	0	1
0		0	0	0	(0	0
0	1	0	1	0	0	0	(
0	(1	0	0	0	1	6
		13	1	-			








9= A'x 5. What is the difference between serial and parallel transfer? which transfer & a faster one? Explain how to convert serial data to populled and populled data to Serial what type of reguler "u needed? Serial data is transferred one bit at a time. posalle data "u transferred n bite at a time (n>1) A shift reguler can convert social data into parallel data by first shifting one bit a time into the reguter and then taking the parallel data from the register outputs a shift register with pavallel load can convert parallel data to a serial format by first loading the data In populled and Shifting the bits one at a time.

6. Design a four-bit shift register with a parallel load, using D flipflops. There are two control inputs. shift and load when shift=1, the contents of the registar

are shifted by one position New data are transferred into the register when load = 1 and shift = 0 if both control inputs are equal to 0 the contents of the register do not change provide highest priority to load.



Draw the logic diagram of a fow-bit register with fow b flip flops and fow 4×1 mux with made selection inputs s, and so. The register operates according to the following function table:


S, So Regular operation

O O No change

O I complement the four outputs

I O clear regular to o

I Hoad parallel data.



- b) the complements outputs of the fliptiops one connected to
 - a) with the bubbles in cremoved
 - b) with complemented flipflops connected to c

1 (04 4) 01010101111111111