
4) Asynchronous Sequential Circuits



No clock signal is applied

The olp is obtained after a delay in the outp inteput

in Two

Sperated mode


- 1). Fundamental mode of operation
- 2) Pulse mode of operation

At a time any one of the input variable may changes. The next change is not allowed until the change made goes to a steady state).


Yi = yi - Steady state condition.

After steady state, the input may be changed.


Time change between two input change should be greater than the time taken to have the steady state.



Scanned by CamScanner



Scanned by CamScanner



1) Design a jated latch with two inputs Gregates & D (data) and one output Q. The binary information present at the D is transferred to Q when G=1. The Q output will follow the input D as long as G=1 when G goes to o The output of is retained. Design of Asynchronous Sequential Circuits When G = 1 Q = D1 → Q = No change. > because previous o/p is known. State input Output D, G Comments (assume) GI a 0 .00 > after b, c. 0 1 after a detarte only one only one of already available state is allowed to change 0 C 0 (0,0) (0-20) NO 0-3 NO c is from a (not from b) des aut It is changed from b Substitute is done with the table -> Mories dial dam -10 01

