
Ch. 4

MAR -> Memory address register -> Holds address for memory unit.

Block diagram of registers





$$PC(H) \rightarrow PC(15-8)$$

 $PC(L) \rightarrow PC(7-0)$

. P: R2 - R1 means that if P=1, then transfer Ry into R2.

.T: Rz ←R1, R1 ←R2 comma is used to perform operations simultaneously. This operation exchanges the datas in registers.






. Selective Set -> A - AVB

the B's are used to perform selected operation.

- · Selective Complement > A & A & B
- · Selective Clear → A ← A NB
- . Mask -> A A AB
- . Insert -> A ANB then A ANB (Those two B's are different.)
- · Clear > A < A & B

Shift operations




- The operation is performed with the memory operand and the confut of AC (accumulator).
- Some instructions don't have the operand from memory. The 12-bit address used for other purposes such as clear AC or increment AC data.
- . If the second part of the instruction is operand, the instruction is said to have an immediate operand.
- . If the second part of the instruction is the address of the operand, the instruction is said to have direct address, where the second part of the instruction depicts a address of a memory which shows the
- · We can specify whether the instruction holds direct or indirect address of operand from operand.
- IS 14 1211 0

 IT OPC Address

 If I=0 -9 Otreet

 I=1 -> Indirect
- the 16-bit of instruction. The address that holds the operands is known as effective address.
- In the first figure the "457", and the second figure "1350" is the effective address.
- . The indirect address generally stores pointer to an array.




the most common registers used in a basic computer


Registor Symbol	Num of 61ts	Register Name
AC	16	Accumulator or Processor Reg.
TR	16	Instruction Registo
PC	12	Program Counter
PR	16	Data Registo
AR	12	Address Register
TR	16	Temporary Register
MPR	8	Input Registo
OUTR	ι γ (Output Register

- . AC manipulates the data. It holds the data results from aperations.
- · IR -> holds the instruction read from memory, sperations.
- · DR -> holds the operand read from memory.
- ·Th -> holds 16-bit temporary data.
- · INPR > holds & bit char. from input device
- . OUTR > holds 8-hit char. for output device
- PC -> It holds the address of next instruction. PC counting a sequence of instructions until a branch instruction is encountered. The address of branch instruction is transferred to the PC as a next instruction.

basic computer registers connected to a common bus



- When the 12-bit PC and AR contents are applied to the common bus, the four MSB are set to 0's. When AR and PC receives data from CB only the 12 LSB bits of CB are transferred.
- . The INPR and OUTR communicates with the 8 LSB of CB.
- . E is the carry-out from the addition of AC and DR.



0 111 register operation


register reference infruction

1/11/ [1/0 operation]
TIO instruction

opcode = [000, 110]

- . There are 25 instruction for basic computer
- · Instruction set is complete if it includes a sufficient number of instructions from following categories.
- 2) instructions for moving information to and from memory and AC.
- 3) Program control instructions together with instructions that check status conditions.
- 4) Input and output Instructions

Control unit of basic computer



- $D_3T_4: SC \leftarrow 0$
- ·SC responds to the clock signal. When 5 clock cycles passed if 03 is active then SC is set to 0.

. Instruction Cycle

- 1) Petch the instruction
- 1) Decode
- 3) Read the effective address

4) Execute


This loop continues indefinitely unless a HALT instruction is encountered.

Fotch and Decode

To: AR -PC

T1: IR - MEAR], PC-PC+1

 $T_2: O_0 \longrightarrow O_7 \longleftarrow Decode IR(12-14), AR \leftarrow IR(0-11), I \leftarrow IR(15)$



Execute

Dy I T3: Execute I/O instruction

D7 I'T3: Execute legister-reference instruction

D; IT; AR - MCAR]

Dy I'Tz: Nothing


Register-Reference Instruction

r - Dat'T3

- . To select operation performed with register reference instr., the IR(11-0) bit determines which operation will be done.
- . IR (11-0) = 0100 0000 0000 = BID The operation corresponding to 1810 will be performed.
- . There are 12 different operation for register-reference instruction.

input loutput instruction

- . If (FGT=0) the information can be shifted into INPR. If it is happened then FGT is set to 9.
- · If (FG t=1) the " in the JNPR is shifted to AC. Then the FGI is set to O.
- . If (FGO =1) " " in the AC " " " OUTR. " " F60 " // " D.
- · (f(FGO=0) " " in the OUTR printed out. " " FGO" " 11.
- . The initial value of FGI and FGO is 0 and 1, respectively.



FETCY;	ORG 64 PCTAR INCPC, READ ORTAR	CD U V U	BR JMP JMP MAP	AD NEXT NEXT
	ORG 67			
INDRCT:	READ	V	JMP	NEXT
	ORTAR	U	RET	
00	ORG O			
A00 =	NOP	I	CALL	INDRCT
	READ	U	JMP	NEXT
	ADD	U	JMP	FETCH
000000	ORG 4			•
BRANCH:	Νορ	S	JMP	over
	NOP	U	Jrup	CETCH
OVER:	NOP	Ţ	CALL	INDRCT
	ARTPC	V	JMP	FETCH

AR CPC PC+PC+1, OR MEAR?