

SystemVerilog Assertion Coverage vs. BMC Unroll Depth in Accelerator Units

