


CPU: 4-year sample maxima, 1971–2021 (Rupp), without GPU and Xeon Phi records.
Accelerators: packaged-part frontier, 2012–2026.
2005: Dennard scaling ends; 2016: era boundary set by the author, not a data break.

AI-assisted design reports

Report dates; rail spacing is not to scale.

2021-06	AlphaChip: TPU block floorplans
2023-10	ChipNeMo: domain-adapted LLM
2026-03	Design Conductor: RISC-V CPU
2026-05	Design Conductor 2.0: accelerator
2026-05	AlphaEvolve: next-generation TPU circuit
2026-08	Jalapeño: nine months to tapeout