


Panel A: Foundry Transistor Cost Inversion (28nm to 2nm)



Panel B: Corporate R&D Escalation Wall (2000–2026)

