




A. Longitudinal Post-Silicon Errata Containment Across Processor Generations (1,771 Characterized Flaws)



B. Escaped Errata by Functional Subsystem (90.0% of escapes occur at cross-layer seams)



C. Mask Respin Cost vs Chicken-Bit Derating (Mask cost forbids physical respins, forcing derating)



Empirical Provenance: 1,771 hardware errata parsed from 19 official vendor specification updates (Intel Doc #334165, #336065, #338848, #637780, #772415, #793902, #337346, #682436, #740518, #792254, #827538, #834774; AMD Pub #55449, #56323, #57926, #58730). Takeaway: Cross-layer seams (Interconnects, cache coherence, virtualization) account for 90.0% of post-silicon escapes. At advanced nodes (\$120M mask charge), physical respins are economically fatal; architectural survival mandates pre-silicon chicken-bit derating signoff where products satisfy SLAs under worst-case firmware fallbacks.